

# MIPS64<sup>TM</sup> Architecture For Programmers Volume II: The MIPS64<sup>TM</sup> Instruction Set

Document Number: MD00087 Revision 0.95 March 12, 2001

MIPS Technologies, Inc. 1225 Charleston Road Mountain View, CA 94043-1353 Copyright © 2000-2001 MIPS Technologies, Inc. All rights reserved.

Unpublished rights reserved under the Copyright Laws of the United States of America.

This document contains information that is proprietary to MIPS Technologies, Inc. ("MIPS Technologies"). Any copying, modifyingor use of this information (in whole or in part) which is not expressly permitted in writing by MIPS Technologies or a contractually-authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition laws and the expression of the information contained herein is protected under federal copyright laws. Violations thereof may result in criminal penalties and fines.

MIPS Technologies or any contractually-authorized third party reserves the right to change the information contained in this document to improve function, design or otherwise. MIPS Technologies does not assume any liability arising out of the application or use of this information. Any license under patent rights or any other intellectual property rights owned by MIPS Technologies or third parties shall be conveyed by MIPS Technologies or any contractually-authorized third party in a separate license agreement between the parties.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or any contractually-authorized third party.

MIPS, R3000, R4000, R5000, R8000 and R10000 are among the registered trademarks of MIPS Technologies, Inc., and R4300, R20K, MIPS16, MIPS32, MIPS64, MIPS-3D, MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MDMX, SmartMIPS, 4K, 4Kc, 4Km, 4Kp, 5K, 5Kc, 20K, 20Kc, EC, MGB, SOC-it, SEAD, YAMON, ATLAS, JALGO, CoreLV and MIPS-based are among the trademarks of MIPS Technologies, Inc.

All other trademarks referred to herein are the property of their respective owners.

## Table of Contents

Chapter 1 About This Book	1
1.1 Typographical Conventions	1
1.1.1 Italic Text	1
1.1.2 Bold Text	1
1.1.3 Courier Text	
1.2 UNPREDICTABLE and UNDEFINED	
1.2.1 UNPREDICTABLE	
1.2.2 UNDEFINED	
1.3 Special Symbols in Pseudocode Notation	
1.4 For More Information	
Chapter 2 Guide to the Instruction Set	
2.1 Understanding the Instruction Fields	
2.1.1 Instruction Fields	
2.1.2 Instruction Descriptive Name and Mnemonic	
2.1.3 Format Field	9
2.1.4 Purpose Field	
2.1.5 Description Field	
2.1.6 Restrictions Field	
2.1.7 Operation Field	
2.1.8 Exceptions Field	
2.1.9 Programming Notes and Implementation Notes Fields	
2.2 Operation Section Notation and Functions	
2.2.1 Instruction Execution Ordering	
2.2.2 Pseudocode Functions	
2.3 Op and Function Subfield Notation	
2.4 FPU Instructions	
Chapter 3 The MIPS64 <sup>TM</sup> Instruction Set	
3.1 Compliance and Subsetting	
3.2 Alphabetical List of Instructions	
ABS.fmt	
ADD	
ADD.mit.	
ADDIU	
ADDU	
ALNV.PS	
AND	
B BAL	
BC1F	
BC1FL	
BC1T	
BC1TL	
BC2F	
BC2FL BC2T	
BC2TL	
BEQ	
BEQL	
BGEZ	
BGEZALBGEZALL	

BGEZL	
BGTZ	
BGTZL	
BLEZ	
BLEZL	
BLTZ	
BLTZAL	
BLTZALL	
BLTZL	
BNE	
BNEL	
BREAK	86
C.cond.fmt	
CACHE	
CEIL L fmt	
CEIL.W.fmt	
CFC1	
CFC2	
CLO	
CLZ	
COP2	
CTC1	
CTC2	
CVT.D.fmt	
CVT.L.fmt	
CVT.PS.S.	
CVT.S.fmt	
CVT.S.PL	
CVT.S.PU	
CVT.W.fmt	
DADD	
DADDI	
DADDIU	
DADDU	
DCLO	
DCLZ	
DDIV	
DDIVU	
DERET	
DIV	
DIV.fmt	
DIVU	
DMFC0	
DMFC1	
DMFC2	
DMTC0	
DMTC1	
DMTC2	
DMULT	
DMULTU	
DSLL	
DSLL32	
DSLLV	
DSRA	
DSRA32	
DSRAV	
DSRL	
DSRL32	
DSRLV	
DSUB	
DSUBU	
ERET	
FLOOR.L.fmt	
FLOOR.W.fmt	
J	
JAL	
	107

	1.00
JALR	
JR	
LB	
LBU	
LD	
LDC1	
LDC2	168
LDL	169
LDR	171
LDXC1	174
LH	175
LHU	176
LL	177
LLD	
LUI	
LUXC1	
 LW	
LWC1	
LWC2	
LWL	
LWR	
LWXC1	
MADD	
MADD.fmt	
MADD.init.	
MFC0	
MFC2	
MFHI	
MFLO	
MOV.fmt	
MOVF	
MOVF.fmt	
MOVN	
MOVN.fmt	
MOVT	
MOVT.fmt	
MOVZ	
MOVZ.fmt	
MSUB	218
MSUB.fmt	219
MSUBU	
MTC0	222
MTC1	223
MTC2	224
MTHI	225
MTLO	226
MUL	227
MUL fmt	228
MULT	229
MULTU	230
NEG.fmt	231
NMADD.fmt	232
NMSUB.fmt	234
NOP	236
NOR	237
OR	238
ORI	239
PLL.PS	
PLU.PS	
PREF	242
PREFX	
PUL.PS	
PUU.PS	
RECIP.fmt	

ROUND.W.fmt	
RSORT.fmt	
SB	
SC	
SCD	
SDi	
SDBBP	
SDC1	
SDC2	
SDL	
SDR	
SDXC1	
SH	
SLL	
SLLV	
SLT	
SLTI	
SLTIU	
SLTU	
SQRT.fmt	
SRA	
SRAV	
SRL	
SRLV	
SSNOP	
SUB	
SUB.fmt	
SUBU	
SUXC1	
SW	
SWC1	
SWC2	
SWL	
SWR	
SWXC1	
SYNC	
SYSCALL	
TEO	
TEQI	
TGE	
TGEI	
TGEIU	
TGEU	
TLBP	
TLBR	
TLBWI	
TLBWR	
TLT	
TLTI	
TLTIU	
TLTU	
TNE	
TNEI	
TRUNC.L.fmt	
TRUNC.W.fmt	
WAIT	
XOR	
XORI	

## List of Figures

Figure 2-1: Example of Instruction Description	8
Figure 2-2: Example of Instruction Fields	
Figure 2-3: Example of Instruction Descriptive Name and Mnemonic	9
Figure 2-4: Example of Instruction Format	
Figure 2-5: Example of Instruction Purpose	10
Figure 2-6: Example of Instruction Description	10
Figure 2-7: Example of Instruction Restrictions	11
Figure 2-8: Example of Instruction Operation	11
Figure 2-9: Example of Instruction Exception	11
Figure 2-10: Example of Instruction Programming Notes	12
Figure 2-11: COP_LW Pseudocode Function	
Figure 2-12: COP_LD Pseudocode Function	
Figure 2-13: COP_SW Pseudocode Function	
Figure 2-14: COP_SD Pseudocode Function	14
Figure 2-15: AddressTranslation Pseudocode Function	14
Figure 2-16: LoadMemory Pseudocode Function	15
Figure 2-17: StoreMemory Pseudocode Function	
Figure 2-18: Prefetch Pseudocode Function	
Figure 2-19: ValueFPR Pseudocode Function	17
Figure 2-20: StoreFPR Pseudocode Function	18
Figure 2-21: SyncOperation Pseudocode Function	19
Figure 2-22: SignalException Pseudocode Function	19
Figure 2-23: NullifyCurrentInstruction PseudoCode Function	19
Figure 2-24: CoprocessorOperation Pseudocode Function	19
Figure 2-25: JumpDelaySlot Pseudocode Function	20
Figure 2-26: NotWordValue Pseudocode Function	20
Figure 2-27: FPConditionCode Pseudocode Function	20
Figure 2-28: SetFPConditionCode Pseudocode Function	
Figure 3-1: Example of an ALNV.PS Operation	
Figure 3-2: Usage of Address Fields to Select Index and Way	93
Figure 3-3: Unaligned Doubleword Load Using LDL and LDR	
Figure 3-4: Bytes Loaded by LDL Instruction	
Figure 3-5: Unaligned Doubleword Load Using LDR and LDL	
Figure 3-6: Bytes Loaded by LDR Instruction	
Figure 3-7: Unaligned Word Load Using LWL and LWR	
Figure 3-8: Bytes Loaded by LWL Instruction	
Figure 3-9: Unaligned Word Load Using LWL and LWR	
Figure 3-10: Bytes Loaded by LWL Instruction	
Figure 3-11: Unaligned Doubleword Store With SDL and SDR	
Figure 3-12: Bytes Stored by an SDL Instruction	
Figure 3-13: Unaligned Doubleword Store With SDR and SDL	
Figure 3-14: Bytes Stored by an SDR Instruction	
Figure 3-15: Unaligned Word Store Using SWL and SWR	
Figure 3-16: Bytes Stored by an SWL Instruction	
Figure 3-17: Unaligned Word Store Using SWR and SWL	
Figure 3-18: Bytes Stored by SWR Instruction	. 298

## List of Tables

Table 1-1:	Symbols Used in Instruction Operation Statements	. 3
Table 2-1:	AccessLength Specifications for Loads/Stores	16
	CPU Arithmetic Instructions	
Table 3-2:	CPU Branch and Jump Instructions	25
	CPU Instruction Control Instructions	
Table 3-4:	CPU Load, Store, and Memory Control Instructions	26
Table 3-5:	CPU Logical Instructions	27
Table 3-6:	CPU Move Instructions	27
	CPU Shift Instructions	
	CPU Trap Instructions	
	Obsolete CPU Branch Instructions	
	FPU Arithmetic Instructions	
	FPU Branch Instructions	
	FPU Compare Instructions	
	FPU Convert Instructions	
	FPU Load, Store, and Memory Control Instructions	
	FPU Move Instructions	
	Obsolete FPU Branch Instructions	
Table 3-17:	Coprocessor Branch Instructions	31
Table 3-18:	Coprocessor Execute Instructions	31
Table 3-19:	Coprocessor Load and Store Instructions	32
Table 3-20:	Coprocessor Move Instructions	32
	Obsolete Coprocessor Branch Instructions	
Table 3-22:	Privileged Instructions	32
	EJTAG Instructions	
	FPU Comparisons Without Special Operand Exceptions	
Table 3-25:	FPU Comparisons With Special Operand Exceptions for QNaNs	89
	Usage of Effective Address	
	Encoding of Bits[17:16] of CACHE Instruction	
	Encoding of Bits [20:18] of the CACHE Instruction	
Table 3-29:	Values of the hint Field for the PREF Instruction	:43

## About This Book

The MIPS64™ Architecture For Programmers Volume II comes as a multi-volume set.

- Volume I describes conventions used throughout the document set, and provides an introduction to the MIPS64<sup>TM</sup> Architecture
- Volume II provides detailed descriptions of each instruction in the MIPS64<sup>TM</sup> instruction set
- Volume III describes the MIPS64<sup>TM</sup> Privileged Resource Architecture which defines and governs the behavior of the privileged resources included in a MIPS64<sup>TM</sup> processor implementation
- Volume IV-a describes the MIPS16<sup>™</sup> Application-Specific Extension to the MIPS64<sup>™</sup> Architecture
- Volume IV-b describes the MDMX<sup>TM</sup> Application-Specific Extension to the MIPS64<sup>TM</sup> Architecture
- Volume IV-c describes the MIPS-3DTM Application-Specific Extension to the MIPS64TM Architecture
- Volume IV-d describes the SmartMIPS<sup>TM</sup>Application-Specific Extension to the MIPS32<sup>TM</sup> Architecture and is not applicable to the MIPS64<sup>TM</sup> document set

## **1.1 Typographical Conventions**

This section describes the use of *italic*, **bold** and courier fonts in this book.

#### 1.1.1 Italic Text

- is used for emphasis
- is used for *bits, fields, registers*, that are important from a software perspective (for instance, address bits used by software, and programmable fields and registers), and various *floating point instruction formats*, such as *S*, *D*, and *PS*
- is used for the memory access types, such as cached and uncached

#### 1.1.2 Bold Text

- represents a term that is being defined
- is used for **bits** and **fields** that are important from a hardware perspective (for instance, **register** bits, which are not programmable but accessible only to hardware)
- is used for ranges of numbers; the range is indicated by an ellipsis. For instance, 5..1 indicates numbers 5 through 1
- is used to emphasize UNPREDICTABLE and UNDEFINED behavior, as defined below.

### 1.1.3 Courier Text

Courier fixed-width font is used for text that is displayed on the screen, and for examples of code and instruction pseudocode.

## **1.2 UNPREDICTABLE and UNDEFINED**

The terms **UNPREDICTABLE** and **UNDEFINED** are used throughout this book to describe the behavior of the processor in certain cases. **UNDEFINED** behavior or operations can occur only as the result of executing instructions in a privileged mode (i.e., in Kernel Mode or Debug Mode, or with the CP0 usable bit set in the Status register). Unprivileged software can never cause **UNDEFINED** behavior or operations. Conversely, both privileged and unprivileged software can cause **UNPREDICTABLE** results or operations.

## **1.2.1 UNPREDICTABLE**

**UNPREDICTABLE** results may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. Software can never depend on results that are **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause a result to be generated or not. If a result is generated, it is **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause arbitrary exceptions.

UNPREDICTABLE results or operations have several implementation restrictions:

- Implementations of operations generating **UNPREDICTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode
- UNPREDICTABLE operations must not read, write, or modify the contents of memory or internal state which is inaccessible in the current processor mode. For example, UNPREDICTABLE operations executed in user mode must not access memory or internal state that is only accessible in Kernel Mode or Debug Mode or in another process
- UNPREDICTABLE operations must not halt or hang the processor

### **1.2.2 UNDEFINED**

**UNDEFINED** operations or behavior may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. **UNDEFINED** operations or behavior may vary from nothing to creating an environment in which execution can no longer continue. **UNDEFINED** operations or behavior may cause data loss.

UNDEFINED operations or behavior has one implementation restriction:

• **UNDEFINED** operations or behavior must not cause the processor to hang (that is, enter a state from which there is no exit other than powering down the processor). The assertion of any of the reset signals must restore the processor to an operational state

## 1.3 Special Symbols in Pseudocode Notation

In this book, algorithmic descriptions of an operation are described as pseudocode in a high-level language notation resembling Pascal. Special symbols used in the pseudocode notation are listed in Table 1-1.

Symbol	Meaning
<i>←</i>	Assignment
=, ≠	Tests for equality and inequality
	Bit string concatenation
x <sup>y</sup>	A <i>y</i> -bit string formed by <i>y</i> copies of the single-bit value <i>x</i>
b#n	A constant value $n$ in base $b$ . For instance 10#100 represents the decimal value 100, 2#100 represents the binary value 100 (decimal 4), and 16#100 represents the hexadecimal value 100 (decimal 256). If the "b#" prefix is omitted, the default base is 10.
x <sub>yz</sub>	Selection of bits $y$ through $z$ of bit string $x$ . Little-endian bit notation (rightmost bit is 0) is used. If $y$ is less than $z$ , this expression is an empty (zero length) bit string.
+, -	2's complement or floating point arithmetic: addition, subtraction
*,×	2's complement or floating point multiplication (both used for either)
div	2's complement integer division
mod	2's complement modulo
/	Floating point division
<	2's complement less-than comparison
>	2's complement greater-than comparison
≤	2's complement less-than or equal comparison
2	2's complement greater-than or equal comparison
nor	Bitwise logical NOR
xor	Bitwise logical XOR
and	Bitwise logical AND
or	Bitwise logical OR
GPRLEN	The length in bits (32 or 64) of the CPU general-purpose registers
GPR[x]	CPU general-purpose register x. The content of <i>GPR[0]</i> is always zero.
FPR[x]	Floating Point operand register x
FCC[CC]	Floating Point condition code CC. FCC[0] has the same value as COC[1].
FPR[x]	Floating Point (Coprocessor unit 1), general register x
CPR[z,x,s]	Coprocessor unit <i>z</i> , general register <i>x</i> , select <i>s</i>
CCR[z,x]	Coprocessor unit <i>z</i> , control register <i>x</i>
COC[z]	Coprocessor unit z condition signal
Xlat[x]	Translation of the MIPS16 GPR number x into the corresponding 32-bit GPR number
BigEndianMem	Endian mode as configured at chip reset (0 $\rightarrow$ Little-Endian, 1 $\rightarrow$ Big-Endian). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory pseudocode function descriptions), and the endianness of Kernel and Supervisor mode execution.

## Table 1-1 Symbols Used in Instruction Operation Statements

Symbol	Meaning
BigEndianCPU	The endianness for load and store instructions ( $0 \rightarrow$ Little-Endian, $1 \rightarrow$ Big-Endian). In User mode, this endianness may be switched by setting the <i>RE</i> bit in the <i>Status</i> register. Thus, BigEndianCPU may be computed as (BigEndianMem XOR ReverseEndian).
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is implemented by setting the <i>RE</i> bit of the <i>Status</i> register. Thus, ReverseEndian may be computed as ( $SR_{RE}$ and User mode).
LLbit	Bit of <b>virtual</b> state used to specify operation for instructions that provide atomic read-modify-write. <i>LLbit</i> is set when a linked load occurs; it is tested and cleared by the conditional store. It is cleared, during other CPU operation, when a store to the location would no longer be atomic. In particular, it is cleared by exception return instructions.
I:, I+n:, I-n:	This occurs as a prefix to <i>Operation</i> description lines and functions as a label. It indicates the instruction time during which the pseudocode appears to "execute." Unless otherwise indicated, all effects of the current instruction appear to occur during the instruction time of the current instruction. No label is equivalent to a time label of <b>I</b> . Sometimes effects of an instruction appear to occur either earlier or later — that is, during the instruction time, relative to the current instruction <b>I</b> , in which the effect of that pseudocode appears to occur. For example, an instruction may have a result that is not available until after the next instruction. Such an instruction operation of the instruction operation description that writes the result register in a section labeled <b>I+1</b> .
	The effect of pseudocode statements for the current instruction labelled <b>I+1</b> appears to occur "at the same time" as the effect of pseudocode statements labeled <b>I</b> for the following instruction. Within one pseudocode sequence, the effects of the statements take place in order. However, between sequences of statements for different instructions that occur "at the same time," there is no defined order. Programs must not depend on a particular order of evaluation between such sections.
РС	The <i>Program Counter</i> value. During the instruction time of an instruction, this is the address of the instruction word. The address of the instruction that occurs during the next instruction time is determined by assigning a value to <i>PC</i> during an instruction time. If no value is assigned to <i>PC</i> during an instruction time by any pseudocode statement, it is automatically incremented by either 2 (in the case of a 16-bit MIPS16 instruction) or 4 before the next instruction time. A taken branch assigns the target address to the <i>PC</i> during the instruction time of the instruction in the branch delay slot.
PABITS	The number of physical address bits implemented is represented by the symbol PABITS. As such, if 36 physical address bits were implemented, the size of the physical address space would be $2^{PABITS} = 2^{36}$ bytes.
SEGBITS	The number of virtual address bits implemented in a segment of the address space is represented by the symbol SEGBITS. As such, if 40 virtual address bits are implemented in a segment, the size of the segment is $2^{\text{SEGBITS}} = 2^{40}$ bytes.
	Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). In MIPS32, the FPU has 32 32-bit FPRs in which 64-bit data types are stored in even-odd pairs of FPRs. In MIPS64, the FPU has 32 64-bit FPRs in which 64-bit data types are stored in any FPR.
FP32RegistersMode	In MIPS32 implementations, <b>FP32RegistersMode</b> is always a 0. MIPS64 implementations have a compatibility mode in which the processor references the FPRs as if it were a MIPS32 implementation. In such a case <b>FP32RegisterMode</b> is computed from the FR bit in the <i>Status</i> register. If this bit is a 0, the processor operates as if it had 32 32-bit FPRs. If this bit is a 1, the processor operates with 32 64-bit FPRs. The value of <b>FP32RegistersMode</b> is computed from the FR bit in the <i>Status</i> register.
InstructionInBranchD elaySlot	Indicates whether the instruction at the Program Counter address was executed in the delay slot of a branch or jump. This condition reflects the <i>dynamic</i> state of the instruction, not the <i>static</i> state. That is, the value is false if a branch or jump occurs to an instruction whose PC immediately follows a branch or jump, but which is not executed in the delay slot of a branch or jump.
SignalException(exce ption, argument)	Causes an exception to be signaled, using the exception parameter as the type of exception and the argument parameter as an exception-specific argument). Control does not return from this pseudocode function - the exception is signaled at the point of the call.

## Table 1-1 Symbols Used in Instruction Operation Statements

## **1.4 For More Information**

Various MIPS RISC processor manuals and additional information about MIPS products can be found at the MIPS URL:

http://www.mips.com

Comments or questions on the MIPS64TM Architecture or this document should be directed to

Director of MIPS Architecture MIPS Technologies, Inc. 1225 Charleston Road Mountain View, CA 94043

or via E-mail to architecture@mips.com.

## Guide to the Instruction Set

This chapter provides a detailed guide to understanding the instruction descriptions, which are listed in alphabetical order in the tables at the beginning of the next chapter.

## 2.1 Understanding the Instruction Fields

Figure 2-1 shows an example instruction. Following the figure are descriptions of the fields listed below:

- "Instruction Fields" on page 8
- "Instruction Descriptive Name and Mnemonic" on page 9
- "Format Field" on page 9
- "Purpose Field" on page 10
- "Description Field" on page 10
- "Restrictions Field" on page 10
- "Operation Field" on page 11
- "Exceptions Field" on page 11
- "Programming Notes and Implementation Notes Fields" on page 11



**Figure 2-1 Example of Instruction Description** 

#### 2.1.1 Instruction Fields

Fields encoding the instruction word are shown in register form at the top of the instruction description. The following rules are followed:

- The values of constant fields and the *opcode* names are listed in uppercase (SPECIAL and ADD in Figure 2-2). Constant values in a field are shown in binary below the symbolic or hexadecimal value.
- All variable fields are listed with the lowercase names used in the instruction description (rs, rt and rd in Figure 2-2).
- Fields that contain zeros but are not named are unused fields that are required to be zero (bits 10:6 in Figure 2-2). If such fields are set to non-zero values, the operation of the processor is **UNPREDICTABLE**.

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL				0	ADD
000000	rs	n	rd	00000	100000
6	5	5	5	5	6

#### **Figure 2-2 Example of Instruction Fields**

#### 2.1.2 Instruction Descriptive Name and Mnemonic

The instruction descriptive name and mnemonic are printed as page headings for each instruction, as shown in Figure 2-3.

Add Word

#### Figure 2-3 Example of Instruction Descriptive Name and Mnemonic

#### 2.1.3 Format Field

The assembler formats for the instruction and the architecture level at which the instruction was originally defined are given in the *Format* field. If the instruction definition was later extended, the architecture levels at which it was extended and the assembler formats for the extended definition are shown in their order of extension (for an example, see C.cond.fmt). The MIPS architecture levels are inclusive; higher architecture levels include all instructions in previous levels. Extensions to instructions are backwards compatible. The original assembler formats are valid for the extended architecture.

Format: ADD rd, rs, rt

#### **Figure 2-4 Example of Instruction Format**

The assembler format is shown with literal parts of the assembler instruction printed in uppercase characters. The variable parts, the operands, are shown as the lowercase names of the appropriate fields. The architectural level at which the instruction was first defined, for example "MIPS32" is shown at the right side of the page. If the instruction was originally defined in the MIPS I through MIPS V levels of the architecture, that information is enclosed in parentheses.

There can be more than one assembler format for each architecture level. Floating point operations on formatted data show an assembly format with the actual assembler mnemonic for each valid value of the *fmt* field. For example, the ADD.fmt instruction lists both ADD.S and ADD.D.

#### MIPS32 (MIPS I)

ADD

The assembler format lines sometimes include parenthetical comments to help explain variations in the formats (once again, see C.cond.fmt). These comments are not a part of the assembler format.

#### 2.1.4 Purpose Field

The *Purpose* field gives a short description of the use of the instruction.

#### **Purpose:**

To add 32-bit integers. If an overflow occurs, then trap.

#### **Figure 2-5 Example of Instruction Purpose**

#### 2.1.5 Description Field

If a one-line symbolic description of the instruction is feasible, it appears immediately to the right of the *Description* heading. The main purpose is to show how fields in the instruction are used in the arithmetic or logical operation.

#### **Description:** $rd \leftarrow rs + rt$

The 32-bit word value in GPR rt is added to the 32-bit value in GPR rs to produce a 32-bit result.

- If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and an Integer Overflow exception occurs
- If the addition does not overflow, the 32-bit result is signed-extended and placed into GPR rd

#### **Figure 2-6 Example of Instruction Description**

The body of the section is a description of the operation of the instruction in text, tables, and figures. This description complements the high-level language description in the *Operation* section.

This section uses acronyms for register descriptions. "GPR *rt*" is CPU general-purpose register specified by the instruction field *rt*. "FPR *fs*" is the floating point operand register specified by the instruction field *fs*. "CP1 register *fd*" is the coprocessor 1 general register specified by the instruction field *fd*. "*FCSR*" is the floating point *Control /Status* register.

#### 2.1.6 Restrictions Field

The *Restrictions* field documents any possible restrictions that may affect the instruction. Most restrictions fall into one of the following six categories:

- Valid values for instruction fields (for example, see floating point ADD.fmt)
- ALIGNMENT requirements for memory addresses (for example, see LW)
- Valid values of operands (for example, see DADD)
- Valid operand formats (for example, see floating point ADD.fmt)
- Order of instructions necessary to guarantee correct execution. These ordering constraints avoid pipeline hazards for which some processors do not have hardware interlocks (for example, see MUL).
- Valid memory access types (for example, see LL/SC)

#### **Restrictions:**

If either GPR *rt* or GPR *rs* does not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is UNPREDICTABLE.

#### Figure 2-7 Example of Instruction Restrictions

#### 2.1.7 Operation Field

The *Operation* field describes the operation of the instruction as pseudocode in a high-level language notation resembling Pascal. This formal description complements the *Description* section; it is not complete in itself because many of the restrictions are either difficult to include in the pseudocode or are omitted for legibility.

#### **Operation:**

```
if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then
     UNPREDICTABLE
endif
temp ← (GPR[rs]<sub>31</sub>||GPR[rs]<sub>31..0</sub>) + (GPR[rt]<sub>31</sub>||GPR[rt]<sub>31..0</sub>)
if temp<sub>32</sub> ≠ temp<sub>31</sub> then
    SignalException(IntegerOverflow)
else
    GPR[rd] ← sign_extend(temp<sub>31..0</sub>)
endif
```

Figure 2-8 Example of Instruction Operation

See Section 2.2, "Operation Section Notation and Functions" on page 12 for more information on the formal notation used here.

#### 2.1.8 Exceptions Field

The *Exceptions* field lists the exceptions that can be caused by *Operation* of the instruction. It omits exceptions that can be caused by the instruction fetch, for instance, TLB Refill, and also omits exceptions that can be caused by asynchronous external events such as an Interrupt. Although a Bus Error exception may be caused by the operation of a load or store instruction, this section does not list Bus Error for load and store instructions because the relationship between load and store instructions and external error indications, like Bus Error, are dependent upon the implementation.

#### **Exceptions:**

Integer Overflow

**Figure 2-9 Example of Instruction Exception** 

An instruction may cause implementation-dependent exceptions that are not present in the *Exceptions* section.

#### 2.1.9 Programming Notes and Implementation Notes Fields

MIPS64<sup>™</sup> Architecture For Programmers Volume II, Revision 0.95

The *Notes* sections contain material that is useful for programmers and implementors, respectively, but that is not necessary to describe the instruction and does not belong in the description sections.

#### **Programming Notes:**

ADDU performs the same arithmetic operation but does not trap on overflow.

Figure 2-10 Example of Instruction Programming Notes

### 2.2 Operation Section Notation and Functions

In an instruction description, the *Operation* section uses a high-level language notation to describe the operation performed by each instruction. Special symbols used in the pseudocode are described in the previous chapter. Specific pseudocode functions are described below.

This section presents information about the following topics:

- "Instruction Execution Ordering" on page 12
- "Pseudocode Functions" on page 12

#### 2.2.1 Instruction Execution Ordering

Each of the high-level language statements in the *Operations* section are executed sequentially (except as constrained by conditional and loop constructs).

#### 2.2.2 Pseudocode Functions

There are several functions used in the pseudocode descriptions. These are used either to make the pseudocode more readable, to abstract implementation-specific behavior, or both. These functions are defined in this section, and include the following:

- "Coprocessor General Register Access Functions" on page 12
- "Load Memory and Store Memory Functions" on page 14
- "Access Functions for Floating Point Registers" on page 16
- "Miscellaneous Functions" on page 18

#### 2.2.2.1 Coprocessor General Register Access Functions

Defined coprocessors, except for CP0, have instructions to exchange words and doublewords between coprocessor general registers and the rest of the system. What a coprocessor does with a word or doubleword supplied to it and how a coprocessor supplies a word or doubleword is defined by the coprocessor itself. This behavior is abstracted into the functions described in this section.

#### COP\_LW

The COP\_LW function defines the action taken by coprocessor z when supplied with a word from memory during a load word operation. The action is coprocessor-specific. The typical action would be to store the contents of memword in coprocessor general register *rt*.

```
COP_LW (z, rt, memword)
z: The coprocessor unit number
rt: Coprocessor general register specifier
memword: A 32-bit word value supplied to the coprocessor
/* Coprocessor-dependent action */
```

endfunction COP\_LW

#### Figure 2-11 COP\_LW Pseudocode Function

#### COP\_LD

The COP\_LD function defines the action taken by coprocessor z when supplied with a doubleword from memory during a load doubleword operation. The action is coprocessor-specific. The typical action would be to store the contents of memdouble in coprocessor general register *rt*.

```
COP_LD (z, rt, memdouble)
   z: The coprocessor unit number
   rt: Coprocessor general register specifier
   memdouble: 64-bit doubleword value supplied to the coprocessor.
   /* Coprocessor-dependent action */
endfunction COP_LD
```

#### Figure 2-12 COP\_LD Pseudocode Function

#### COP\_SW

The COP\_SW function defines the action taken by coprocessor z to supply a word of data during a store word operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order word in coprocessor general register *rt*.

```
dataword ← COP_SW (z, rt)
z: The coprocessor unit number
rt: Coprocessor general register specifier
dataword: 32-bit word value
/* Coprocessor-dependent action */
```

endfunction COP\_SW

#### Figure 2-13 COP\_SW Pseudocode Function

#### COP\_SD

The COP\_SD function defines the action taken by coprocessor z to supply a doubleword of data during a store doubleword operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order doubleword in coprocessor general register *rt*.

```
datadouble ← COP_SD (z, rt)
   z: The coprocessor unit number
   rt: Coprocessor general register specifier
   datadouble: 64-bit doubleword value
   /* Coprocessor-dependent action */
endfunction COP SD
```

#### Figure 2-14 COP\_SD Pseudocode Function

#### 2.2.2.2 Load Memory and Store Memory Functions

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address of the bytes that form the object. For big-endian ordering this is the most-significant byte; for a little-endian ordering this is the least-significant byte.

In the *Operation* pseudocode for load and store operations, the following functions summarize the handling of virtual addresses and the access of physical memory. The size of the data item to be loaded or stored is passed in the *AccessLength* field. The valid constant names and values are shown in Table 2-1. The bytes within the addressed unit of memory (word for 32-bit processors or doubleword for 64-bit processors) that are used can be determined directly from the *AccessLength* and the two or three low-order bits of the address.

#### **AddressTranslation**

The AddressTranslation function translates a virtual address to a physical address and its cache coherence algorithm, describing the mechanism used to resolve the memory reference.

Given the virtual address vAddr, and whether the reference is to Instructions or Data (*lorD*), find the corresponding physical address (*pAddr*) and the cache coherence algorithm (*CCA*) used to resolve the reference. If the virtual address is in one of the unmapped address spaces, the physical address and *CCA* are determined directly by the virtual address. If the virtual address is in one of the mapped address spaces then the TLB or fixed mapping MMU determines the physical address and access type; if the required translation is not present in the TLB or the desired access is not permitted, the function fails and an exception is taken.

```
(pAddr, CCA) ← AddressTranslation (vAddr, IorD, LorS)
/* pAddr: physical address */
/* CCA: Cache Coherence Algorithm, the method used to access caches*/
/* and memory and resolve the reference */
/* vAddr: virtual address */
/* IorD: Indicates whether access is for INSTRUCTION or DATA */
/* LorS: Indicates whether access is for LOAD or STORE */
/* See the address translation description for the appropriate MMU */
/* type in Volume III of this book for the exact translation mechanism */
```

endfunction AddressTranslation

#### Figure 2-15 AddressTranslation Pseudocode Function

#### *LoadMemory*

The LoadMemory function loads a value from memory.

This action uses cache and main memory as specified in both the Cache Coherence Algorithm (*CCA*) and the access (*IorD*) to find the contents of *AccessLength* memory bytes, starting at physical location *pAddr*. The data is returned in a fixed-width naturally aligned memory element (*MemElem*). The low-order 2 (or 3) bits of the address and the *AccessLength* indicate which of the bytes within *MemElem* need to be passed to the processor. If the memory access type of the reference is *uncached*, only the referenced bytes are read from memory and marked as valid within the memory element. If the access type is *cached* but the data is not present in cache, an implementation-specific *size* and *alignment* block of memory is read and loaded into the cache to satisfy a load reference. At a minimum, this block is the entire memory element.

/\* MemElem: Data is returned in a fixed width with a natural alignment. The \*/ /\* width is the same size as the CPU general-purpose register, \*/ /\* 32 or 64 bits, aligned on a 32- or 64-bit boundary, \*/ /\* respectively. \*/ /\* CCA: Cache Coherence Algorithm, the method used to access caches \*/ /\* and memory and resolve the reference \*/ /\* AccessLength: Length, in bytes, of access \*/ physical address \*/ /\* pAddr: /\* vAddr: virtual address \*/ /\* IorD: Indicates whether access is for Instructions or Data \*/

endfunction LoadMemory

#### Figure 2-16 LoadMemory Pseudocode Function

#### **StoreMemory**

The StoreMemory function stores a value to memory.

The specified data is stored into the physical location *pAddr* using the memory hierarchy (data caches and main memory) as specified by the Cache Coherence Algorithm (*CCA*). The *MemElem* contains the data for an aligned, fixed-width memory element (a word for 32-bit processors, a doubleword for 64-bit processors), though only the bytes that are actually stored to memory need be valid. The low-order two (or three) bits of *pAddr* and the *AccessLength* field indicate which of the bytes within the *MemElem* data should be stored; only these bytes in memory will actually be changed.

```
StoreMemory (CCA, AccessLength, MemElem, pAddr, vAddr)
   /* CCA:
                Cache Coherence Algorithm, the method used to access */
   /*
                 caches and memory and resolve the reference. */
   /* AccessLength: Length, in bytes, of access */
   /* MemElem: Data in the width and alignment of a memory element. */
   /*
                The width is the same size as the CPU general */
   /*
                purpose register, either 4 or 8 bytes, */
                aligned on a 4- or 8-byte boundary. For a ^{\star/}
   /*
   /*
                partial-memory-element store, only the bytes that will be*/
   /*
                 stored must be valid.*/
   /* pAddr:
                physical address */
   /* vAddr:
                virtual address */
```

endfunction StoreMemory

#### Figure 2-17 StoreMemory Pseudocode Function

#### Prefetch

The Prefetch function prefetches data from memory.

Prefetch is an advisory instruction for which an implementation-specific action is taken. The action taken may increase performance but must not change the meaning of the program or alter architecturally visible state.

```
Prefetch (CCA, pAddr, vAddr, DATA, hint)
/* CCA: Cache Coherence Algorithm, the method used to access */
/* caches and memory and resolve the reference. */
/* pAddr: physical address */
/* vAddr: virtual address */
/* DATA: Indicates that access is for DATA */
/* hint: hint that indicates the possible use of the data */
```

endfunction Prefetch

#### **Figure 2-18 Prefetch Pseudocode Function**

Table 2-1 lists the data access lengths and their labels for loads and stores.

AccessLength Name	Value	Meaning
DOUBLEWORD	7	8 bytes (64 bits)
SEPTIBYTE	6	7 bytes (56 bits)
SEXTIBYTE	5	6 bytes (48 bits)
QUINTIBYTE	4	5 bytes (40 bits)
WORD	3	4 bytes (32 bits)
TRIPLEBYTE	2	3 bytes (24 bits)
HALFWORD	1	2 bytes (16 bits)
ВҮТЕ	0	1 byte (8 bits)

Table 2-1 AccessLength Specifications for Loads/Stores

#### 2.2.2.3 Access Functions for Floating Point Registers

The pseudocode shown in below specifies how the unformatted contents loaded or moved to CP1 registers are interpreted to form a formatted value. If an FPR contains a value in some format, rather than unformatted contents from a load (uninterpreted), it is valid to interpret the value in that format (but not to interpret it in a different format).

#### ValueFPR

The ValueFPR function returns a formatted value from the floating point registers.

```
value ← ValueFPR(fpr, fmt)
   /* value: The formattted value from the FPR */
   /* fpr:
            The FPR number */
   /* fmt:
            The format of the data, one of: */
   /*
            S, D, W, L, PS, */
            OB, QH, */
   /*
   /*
            UNINTERPRETED_WORD, */
   /*
            UNINTERPRETED_DOUBLEWORD */
   /* The UNINTERPRETED values are used to indicate that the datatype \ensuremath{^{\prime}}
   /* is not known as, for example, in SWC1 and SDC1 */
   case fmt of
      S, W, UNINTERPRETED_WORD:
         D, UNINTERPRETED_DOUBLEWORD:
         if (FP32RegistersMode = 0)
            if (fpr_0 \neq 0) then
               else
               valueFPR \leftarrow FPR[fpr+1]<sub>31..0</sub> || FPR[fpr]<sub>31..0</sub>
            endif
         else
            valueFPR \leftarrow FPR[fpr]
         endif
      L, PS, OB, QH:
         if (FP32RegistersMode = 0) then
            else
            valueFPR \leftarrow FPR[fpr]
         endif
      DEFAULT:
         endcase
endfunction ValueFPR
```

#### Figure 2-19 ValueFPR Pseudocode Function

#### **StoreFPR**

The pseudocode shown below specifies the way a binary encoding representing a formatted value is stored into CP1 registers by a computational or move operation. This binary representation is visible to store or move-from instructions. Once an FPR receives a value from the StoreFPR(), it is not valid to interpret the value with ValueFPR() in a different format.

```
StoreFPR (fpr, fmt, value)
   /* fpr:
              The FPR number */
   /* fmt: The format of the data, one of: */
   /*
             S, D, W, L, PS, */
   /*
             OB, QH, */
   /*
             UNINTERPRETED_WORD, */
   /*
              UNINTERPRETED DOUBLEWORD */
   /* value: The formattted value to be stored into the FPR */
   /* The UNINTERPRETED values are used to indicate that the datatype */
   /* is not known as, for example, in LWC1 and LDC1 */
   case fmt of
       S, W, UNINTERPRETED_WORD:
          FPR[fpr] \leftarrow UNPREDICTABLE^{32} \parallel value_{31..0}
       D, UNINTERPRETED_DOUBLEWORD:
           if (FP32RegistersMode = 0)
               if (fpr_0 \neq 0) then
                  UNPREDICTABLE
               else
                  FPR[fpr] \leftarrow UNPREDICTABLE^{32} \parallel value_{31}
                  FPR[fpr+1] \leftarrow UNPREDICTABLE^{32} \parallel value_{63...32}
               endif
           else
               FPR[fpr] \leftarrow value
           endif
       L, PS, OB, QH:
           if (FP32RegistersMode = 0) then
              UNPREDICTABLE
           else
               FPR[fpr] \leftarrow value
           endif
   endcase
```

endfunction StoreFPR

#### Figure 2-20 StoreFPR Pseudocode Function

#### 2.2.2.4 Miscellaneous Functions

This section lists miscellaneous functions not covered in previous sections.

#### **SyncOperation**

The SyncOperation function orders loads and stores to synchronize shared memory.

This action makes the effects of the synchronizable loads and stores indicated by *stype* occur in the same order for all processors.

SyncOperation(stype)
 /\* stype: Type of load/store ordering to perform. \*/
 /\* Perform implementation-dependent operation to complete the \*/
 /\* required synchronization operation \*/
endfunction SyncOperation

#### Figure 2-21 SyncOperation Pseudocode Function

#### **SignalException**

The SignalException function signals an exception condition.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

SignalException(Exception, argument)

```
/* Exception: The exception condition that exists. */
/* argument: A exception-dependent argument, if any */
```

endfunction SignalException

#### Figure 2-22 SignalException Pseudocode Function

#### **NullifyCurrentInstruction**

The NullifyCurrentInstruction function nullifies the current instruction.

The instruction is aborted. For branch-likely instructions, nullification kills the instruction in the delay slot during its execution.

```
NullifyCurrentInstruction()
```

endfunction NullifyCurrentInstruction

#### Figure 2-23 NullifyCurrentInstruction PseudoCode Function

#### **CoprocessorOperation**

The CoprocessorOperation function performs the specified Coprocessor operation.

CoprocessorOperation (z, cop\_fun) /\* z: Coprocessor unit number \*/ /\* cop\_fun: Coprocessor function from function field of instruction \*/ /\* Transmit the cop\_fun value to coprocessor z \*/

endfunction CoprocessorOperation

#### Figure 2-24 CoprocessorOperation Pseudocode Function

#### **JumpDelaySlot**

The JumpDelaySlot function is used in the pseudocode for the four PC-relative instructions. The function returns TRUE if the instruction at *vAddr* is executed in a jump delay slot. A jump delay slot always immediately follows a JR, JAL, JALR, or JALX instruction.

```
JumpDelaySlot(vAddr)
    /* vAddr:Virtual address */
endfunction JumpDelaySlot
```

#### Figure 2-25 JumpDelaySlot Pseudocode Function

#### **NotWordValue**

The NotWordValue function returns a boolean value that determines whether the 64-bit value contains a valid word (32-bit) value. Such a value has bits 63..32 equal to bit 31.

```
result 
\leftarrow NotWordValue(value)
/* result: True if the value is not a correct sign-extended word value; */
/* False otherwise */
/* value: A 64-bit register value to be checked */
NotWordValue 
\leftarrow value<sub>63..32</sub> 
\neq (value<sub>31</sub>)<sup>32</sup>
```

endfunction NotWordValue

#### Figure 2-26 NotWordValue Pseudocode Function

#### **FPConditionCode**

The FPConditionCode function returns the value of a specific floating point condition code.

```
tf \leftarrow FPConditionCode(cc)

/* tf: The value of the specified condition code */

/* cc: The Condition code number in the range 0..7 */

if cc = 0 then

FPConditionCode \leftarrow FCSR<sub>23</sub>

else

FPConditionCode \leftarrow FCSR<sub>24+cc</sub>

endif
```

endfunction FPConditionCode

#### Figure 2-27 FPConditionCode Pseudocode Function

#### **SetFPConditionCode**

The SetFPConditionCode function writes a new value to a specific floating point condition code.

```
\begin{array}{l} \texttt{SetFPConditionCode(cc)} \\ \texttt{if cc = 0 then} \\ \texttt{FCSR} \leftarrow \texttt{FCSR}_{31..24} \mid\mid \texttt{tf }\mid\mid \texttt{FCSR}_{22..0} \\ \texttt{else} \\ \texttt{FCSR} \leftarrow \texttt{FCSR}_{31..25+\texttt{cc}} \mid\mid \texttt{tf }\mid\mid \texttt{FCSR}_{23+\texttt{cc}..0} \\ \texttt{endif} \end{array}
```

endfunction SetFPConditionCode

Figure 2-28 SetFPConditionCode Pseudocode Function

## 2.3 Op and Function Subfield Notation

In some instructions, the instruction subfields *op* and *function* can have constant 5- or 6-bit values. When reference is made to these instructions, uppercase mnemonics are used. For instance, in the floating point ADD instruction, *op*=COP1 and *function*=ADD. In other cases, a single field has both fixed and variable subfields, so the name contains both upper- and lowercase characters.

## 2.4 FPU Instructions

In the detailed description of each FPU instruction, all variable subfields in an instruction format (such as *fs*, *ft*, *immediate*, and so on) are shown in lowercase. The instruction name (such as ADD, SUB, and so on) is shown in uppercase.

For the sake of clarity, an alias is sometimes used for a variable subfield in the formats of specific instructions. For example, rs=base in the format for load and store instructions. Such an alias is always lowercase since it refers to a variable subfield.

Bit encodings for mnemonics are given in Volume I, in the chapters describing the CPU, FPU, MDMX, and MIPS16 instructions.

See Section 2.3, "Op and Function Subfield Notation" on page 21 for a description of the op and function subfields.

## The MIPS64<sup>TM</sup> Instruction Set

## 3.1 Compliance and Subsetting

To be compliant with the MIPS64 Architecture, designs must implement a set of required features, as described in this document set. To allow flexibility in implementations, the MIPS64 Architecture does provide subsetting rules. An implementation that follows these rules is compliant with the MIPS64 Architecture as long as it adheres strictly to the rules, and fully implements the remaining instructions.

The instruction set subsetting rules are as follows:

- All CPU instructions must be implemented no subsetting is allowed.
- The FPU and related support instructions, including the MOVF and MOVT CPU instructions, may be omitted. Software may determine if an FPU is implemented by checking the state of the FP bit in the *Config1* CP0 register. If the FPU is implemented, the paired single (PS) format is optional. Software may determine which FPU data types are implemented by checking the appropriate bit in the *FIR* CP1 register. The following allowable FPU subsets are compliant with the MIPS64 architecture:

- No FPU

- FPU with S, D, W, and L formats and all supporting instructions
- FPU with S, D, PS, W, and L formats and all supporting instructions
- Coprocessor 2 is optional and may be omitted. Software may determine if Coprocessor 2 is implemented by checking the state of the C2 bit in the *Config1* CP0 register. If Coprocessor 2 is implemented, the Coprocessor 2 interface instructions (BC2, CFC2, COP2, CTC2, DMFC2, DMTC2, LDC2, LWC2, MFC2, MTC2, SDC2, and SWC2) may be omitted on an instruction by instruction basis.
- Instruction fields that are marked "Reserved" or shown as "0" in the description of that field are reserved for future use by the architecture and are not available to implementations. Implementations may only use those fields that are explicitly reserved for implementation dependent use.
- Supported ASEs are optional and may be subsetted out. If most cases, software may determine if a supported ASE is implemented by checking the appropriate bit in the *Config1* or *Config3* CP0 register. If they are implemented, they must implement the entire ISA applicable to the component, or implement subsets that are approved by the ASE specifications.
- If any instruction is subsetted out based on the rules above, an attempt to execute that instruction must cause the appropriate exception (typically Reserved Instruction or Coprocessor Unusable).

Supersetting of the MIPS64 ISA is only allowed by adding functions to the *SPECIAL2* major opcode or by adding instructions to support Coprocessor 2.

#### 3.2 Alphabetical List of Instructions

Table 3-1 through Table 3-23 provide a list of instructions grouped by category. Individual instruction descriptions follow the tables, arranged in alphabetical order.

MADDU

MSUB

MSUBU

MUL

MULT

MULTU

SLT

Mnemonic	Instruction
ADD	Add Word
ADDI	Add Immediate Word
ADDIU	Add Immediate Unsigned Word
ADDU	Add Unsigned Word
CLO	Count Leading Ones in Word
CLZ	Count Leading Zeros in Word
DADD	Doubleword Add
DADDI	Doubleword Add immediate
DADDIU	Doubleword Add Immediate Unsigned
DADDU	Doubleword Add Unsigned
DCLO	Count Leading Ones in Doubleword
DCLZ	Count Leading Zeros in Doubleword
DDIV	Doubleword Divide
DDIVU	Doubleword Divide Unsigned
DIV	Divide Word
DIVU	Divide Unsigned Word
DMULT	Doubleword Multiply
DMULTU	Doubleword Multiply Unsigned
DSUB	Doubleword Subtract
DSUBU	Doubleword Subtract Unsigned
MADD	Multiply and Add Word to Hi, Lo

Multiply and Add Unsigned Word to Hi, Lo

Multiply and Subtract Unsigned Word to Hi, Lo

Multiply and Subtract Word to Hi, Lo

Multiply Word to GPR

Multiply Unsigned Word

Multiply Word

Set on Less Than

Mnemonic	Instruction
SLTI	Set on Less Than Immediate
SLTIU	Set on Less Than Immediate Unsigned
SLTU	Set on Less Than Unsigned
SUB	Subtract Word
SUBU	Subtract Unsigned Word

### **Table 3-1 CPU Arithmetic Instructions**

## Table 3-2 CPU Branch and Jump Instructions

Mnemonic	Instruction
В	Unconditional Branch
BAL	Branch and Link
BEQ	Branch on Equal
BGEZ	Branch on Greater Than or Equal to Zero
BGEZAL	Branch on Greater Than or Equal to Zero and Link
BGTZ	Branch on Greater Than Zero
BLEZ	Branch on Less Than or Equal to Zero
BLTZ	Branch on Less Than Zero
BLTZAL	Branch on Less Than Zero and Link
BNE	Branch on Not Equal
J	Jump
JAL	Jump and Link
JALR	Jump and Link Register
JR	Jump Register

### **Table 3-3 CPU Instruction Control Instructions**

Mnemonic	Instruction
NOP	No Operation
SSNOP	Superscalar No Operation

Mnemonic	Instruction
LB	Load Byte
LBU	Load Byte Unsigned
LD	Load Doubleword
LDL	Load Doubleword LEft
LDR	Load Doubleword Right
LH	Load Halfword
LHU	Load Halfword Unsigned
LL	Load Linked Word
LLD	Load Linked Doubleword
LW	Load Word
LWL	Load Word Left
LWR	Load Word Right
LWU	Load Word Unsigned
PREF	Prefetch
SB	Store Byte
SC	Store Conditional Word
SCD	Store Conditional Doubleword
SD	Store Doubleword
SDL	Store Doubleword LEft
SDR	Store Doubleword Right
SH	Store Halfword
SW	Store Word
SWL	Store Word Left
SWR	Store Word Right
SYNC	Synchronize Shared Memory

## Table 3-4 CPU Load, Store, and Memory Control Instructions

Mnemonic	Instruction
AND	And
ANDI	And Immediate
LUI	Load Upper Immediate
NOR	Not Or
OR	Or
ORI	Or Immediate
XOR	Exclusive Or
XORI	Exclusive Or Immediate

## Table 3-5 CPU Logical Instructions

### **Table 3-6 CPU Move Instructions**

Mnemonic	Instruction
MFHI	Move From HI Register
MFLO	Move From LO Register
MOVF	Move Conditional on Floating Point False
MOVN	Move Conditional on Not Zero
MOVT	Move Conditional on Floating Point True
MOVZ	Move Conditional on Zero
MTHI	Move To HI Register
MTLO	Move To LO Register

#### **Table 3-7 CPU Shift Instructions**

Mnemonic	Instruction
DSLL	Doubleword Shift Left Logical
DSLL32	Doubleword Shift Left Logical Plus 32
DSLLV	Doubleword Shift Left Logical Variable
DSRA	Doubleword Shift Right Arithmetic
DSRA32	Doubleword Shift Right Arithmetic Plus 32
DSRAV	Doubleword Shift Right Arithmetic Variable
DSRL	Doubleword Shift Right Logical
DSRL32	Doubleword Shift Right Logical Plus 32
DSRLV	Doubleword Shift Right Logical Variable
SLL	Shift Word Left Logical

Mnemonic	Instruction
SLLV	Shift Word Left Logical Variable
SRA	Shift Word Right Arithmetic
SRAV	Shift Word Right Arithmetic Variable
SRL	Shift Word Right Logical
SRLV	Shift Word Right Logical Variable

#### Table 3-7 CPU Shift Instructions

## **Table 3-8 CPU Trap Instructions**

Mnemonic	Instruction
BREAK	Breakpoint
SYSCALL	System Call
TEQ	Trap if Equal
TEQI	Trap if Equal Immediate
TGE	Trap if Greater or Equal
TGEI	Trap if Greater of Equal Immediate
TGEIU	Trap if Greater or Equal Immediate Unsigned
TGEU	Trap if Greater or Equal Unsigned
TLT	Trap if Less Than
TLTI	Trap if Less Than Immediate
TLTIU	Trap if Less Than Immediate Unsigned
TLTU	Trap if Less Than Unsigned
TNE	Trap if Not Equal
TNEI	Trap if Not Equal Immediate

## Table 3-9 Obsolete<sup>a</sup> CPU Branch Instructions

Mnemonic	Instruction
BEQL	Branch on Equal Likely
BGEZALL	Branch on Greater Than or Equal to Zero and Link Likely
BGEZL	Branch on Greater Than or Equal to Zero Likely
BGTZL	Branch on Greater Than Zero Likely
BLEZL	Branch on Less Than or Equal to Zero Likely
BLTZALL	Branch on Less Than Zero and Link Likely
BLTZL	Branch on Less Than Zero Likely
BNEL	Branch on Not Equal Likely
a. Software is strongly encouraged to avoid use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS64 architecture.

Mnemonic	Instruction
ABS.fmt	Floating Point Absolute Value
ADD.fmt	Floating Point Add
DIV.fmt	Floating Point Divide
MADD.fmt	Floating Point Multiply Add
MSUB.fmt	Floating Point Multiply Subtract
MUL.fmt	Floating Point Multiply
NEG.fmt	Floating Point Negate
NMADD.fmt	Floating Point Negative Multiply Add
NMSUB.fmt	Floating Point Negative Multiply Subtract
RECIP.fmt	Reciprocal Approximation
RSQRT.fmt	Reciprocal Square Root Approximation
SQRT	Floating Point Square Root
SUB.fmt	Floating Point Subtract

## **Table 3-10 FPU Arithmetic Instructions**

#### **Table 3-11 FPU Branch Instructions**

Mnemonic	Instruction
BC1F	Branch on FP False
BC1T	Branch on FP True

## **Table 3-12 FPU Compare Instructions**

Mnemonic	Instruction
C.cond.fmt	Floating Point Compare

## **Table 3-13 FPU Convert Instructions**

Mnemonic	Instruction
ALNV.PS	Floating Point Align Variable
CEIL.L.fmt	Floating Point Ceiling Convert to Long Fixed Point
CEIL.W.fmt	Floating Point Ceiling Convert to Word Fixed Point
CVT.D.fmt	Floating Point Convert to Double Floating Point
CVT.L.fmt	Floating Point Convert to Long Fixed Point

Mnemonic	Instruction
CVT.PS.S	Floating Point Convert Pair to Paired Single
CVT.S.PL	Floating Point Convert Pair Lower to Single Floating Point
CVT.S.PU	Floating Point Convert Pair Upper to Single Floating Point
CVT.S.fmt	Floating Point Convert to Single Floating Point
CVT.W.fmt	Floating Point Convert to Word Fixed Point
FLOOR.L.fmt	Floating Point Floor Convert to Long Fixed Point
FLOOR.W.fmt	Floating Point Floor Convert to Word Fixed Point
PLL.PS	Pair Lower
PLU.PS	Pair Lower Upper
PUL.PS	Pair Upper Lower
PUU.PS	Pair Upper Upper
ROUND.L.fmt	Floating Point Round to Long Fixed Point
ROUND.W.fmt	Floating Point Round to Word Fixed Point
TRUNC.L.fmt	Floating Point Truncate to Long Fixed Point
TRUNC.W.fmt	Floating Point Truncate to Word Fixed Point

## **Table 3-13 FPU Convert Instructions**

Table 3-14 FPU Load, Store, and Memory Control Instructions

Mnemonic	Instruction
LDC1	Load Doubleword to Floating Point
LDXC1	Load Doubleword Indexed to Floating Point
LUXC1	Load Doubleword Indexed Unaligned to Floating Point
LWC1	Load Word to Floating Point
LWXC1	Load Word Indexed to Floating Point
PREFX	Prefetch Indexed
SDC1	Store Doubleword from Floating Point
SDXC1	Store Doubleword Indexed from Floating Point
SUXC1	Store Doubleword Indexed Unaligned from Floating Point
SWC1	Store Word from Floating Point
SWXC1	Store Word Indexed from Floating Point

Mnemonic	Instruction
CFC1	Move Control Word from Floating Point
CTC1	Move Control Word to Floating Point
DMFC1	Doubleword Move from Floating Point
DMTC1	Doubleword Move to Floating Point
MFC1	Move Word from Floating Point
MOV.fmt	Floating Point Move
MOVF.fmt	Floating Point Move Conditional on Floating Point False
MOVN.fmt	Floating Point Move Conditional on Not Zero
MOVT.fmt	Floating Point Move Conditional on Floating Point True
MOVZ.fmt	Floating Point Move Conditional on Zero
MTC1	Move Word to Floating Point

## **Table 3-15 FPU Move Instructions**

# Table 3-16 Obsolete<sup>a</sup> FPU Branch Instructions

Mnemonic	Instruction
BC1FL	Branch on FP False Likely
BC1TL	Branch on FP True Likely

a. Software is strongly encouraged to avoid use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS64 architecture.

## **Table 3-17 Coprocessor Branch Instructions**

Mnemonic	Instruction
BC2F	Branch on COP2 False
BC2T	Branch on COP2 True

## **Table 3-18 Coprocessor Execute Instructions**

Mnemonic	Instruction
COP2	Coprocessor Operation to Coprocessor 2

Mnemonic	Instruction
LDC2	Load Doubleword to Coprocessor 2
LWC2	Load Word to Coprocessor 2
SDC2	Store Doubleword from Coprocessor 2
SWC2	Store Word from Coprocessor 2

## **Table 3-19 Coprocessor Load and Store Instructions**

## **Table 3-20 Coprocessor Move Instructions**

Mnemonic	Instruction
CFC2	Move Control Word from Coprocessor 2
CTC2	Move Control Word to Coprocessor 2
DMFC2	Doubleword Move from Coprocessor 2
DMTC2	Doubleword Move to Coprocessor 2
MFC2	Move Word from Coprocessor 2
MTC2	Move Word to Coprocessor 2

# Table 3-21 Obsolete<sup>a</sup> Coprocessor Branch Instructions

Mnemonic	Instruction				
BC2FL	Branch on COP2 False Likely				
BC2TL	Branch on COP2 True Likely				

a. Software is strongly encouraged to avoid use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS64 architecture.

## **Table 3-22 Privileged Instructions**

Mnemonic	Instruction				
CACHE	Perform Cache Operation				
DMFC0	Doubleword Move from Coprocessor 0				
DMTC0	Doubleword Move to Coprocessor 0				
ERET	Exception Return				
MFC0	Move from Coprocessor 0				
MTC0	C0 Move to Coprocessor 0				

Mnemonic	Instruction			
TLBP	Probe TLB for Matching Entry			
TLBR	Read Indexed TLB Entry			
TLBWI	Write Indexed TLB Entry			
TLBWR	Write Random TLB Entry			
WAIT	Enter Standby Mode			

# Table 3-22 Privileged Instructions

## Table 3-23 EJTAG Instructions

Mnemonic	Instruction				
DERET	Debug Exception Return				
SDBBP	Software Debug Breakpoint				

## **Floating Point Absolute Value**

31	26	25	21	20	16	15	11	10		6	5	0
COP1		front		0			£_		£.1		ABS	
010001		fmt		00000		fs		fd			000101	
6		5		5			5		5		6	
Format:	ABS.	S fd, fs D fd, fs PS fd, fs									MIPS32 (MIPS MIPS32 (MIPS MIPS64 (MIPS	5 I)

ABS.fmt

## **Purpose:**

To compute the absolute value of an FP value

**Description:** fd ← abs(fs)

The absolute value of the value in FPR *fs* is placed in FPR *fd*. The operand and result are values in format *fmt*. ABS.PS takes the absolute value of the two values in FPR *fs* independently, and ORs together any generated exceptions.

Cause bits are ORed into the Flag bits if no exception is taken.

This operation is arithmetic; a NaN operand signals invalid operation.

## **Restrictions:**

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*. If they are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of ABS.PS is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

## **Operation:**

StoreFPR(fd, fmt, AbsoluteValue(ValueFPR(fs, fmt)))

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## **Floating Point Exceptions:**

Unimplemented Operation, Invalid Operation

dd Word										ADD
31	26	25	21 20	1	5 15	11	10	6	5	0
SPEC	CIAL				1		0		ADD	
0000	000	00 rs		rt	rd		00000		100000	
6	i	5		5	5		5		6	
Forma	at: ADD	rd, rs, rt							MIPS32 (M	IPS I)

**Purpose:** 

To add 32-bit integers. If an overflow occurs, then trap.

**Description:** rd ← rs + rt

The 32-bit word value in GPR rt is added to the 32-bit value in GPR rs to produce a 32-bit result.

- If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and an Integer Overflow exception occurs.
- If the addition does not overflow, the 32-bit result is signed-extended and placed into GPR rd.

#### **Restrictions:**

If either GPR rt or GPR rs does not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is UNPREDICTABLE.

#### **Operation:**

```
if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then
    UNPREDICTABLE
endif
\texttt{temp} \leftarrow (\texttt{GPR[rs]}_{31} | |\texttt{GPR[rs]}_{31..0}) + (\texttt{GPR[rt]}_{31} | |\texttt{GPR[rt]}_{31..0})
if temp_{32} \neq temp_{31} then
    SignalException(IntegerOverflow)
else
    GPR[rd] \leftarrow sign\_extend(temp_{31,..0})
endif
```

## **Exceptions:**

Integer Overflow

### **Programming Notes:**

ADDU performs the same arithmetic operation but does not trap on overflow.

## **Floating Point Add**

ADD.fmt

31	26	25 21	20 1	6 15	11 10	6 5	0
COP1		first	ft	fs	fJ	ADD	
010001		fmt	IL	18	fd	000000	
6		5	5	5	5	6	
Format:	ADD.I	5 fd, fs, ft 5 fd, fs, ft 25 fd, fs, ft				MIPS32 (M MIPS32 (M MIPS64 (MI	IIPS I)

**Purpose:** 

To add floating point values

**Description:**  $fd \leftarrow fs + ft$ 

The value in FPR *ft* is added to the value in FPR *fs*. The result is calculated to infinite precision, rounded by using to the current rounding mode in *FCSR*, and placed into FPR *fd*. The operands and result are values in format *fmt*. ADD.PS adds the upper and lower halves of FPR *fs* and FPR *ft* independently, and ORs together any generated exceptions.

Cause bits are ORed into the Flag bits if no exception is taken.

### **Restrictions:**

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*. If they are not valid, the result is **UNPRE-DICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of ADD.PS is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

#### **Operation:**

StoreFPR (fd, fmt, ValueFPR(fs, fmt) +<sub>fmt</sub> ValueFPR(ft, fmt))

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### **Floating Point Exceptions:**

Unimplemented Operation, Invalid Operation, Inexact, Overflow, Underflow

## **Add Immediate Word**

	31 2	6 25 21	20 16	15 0
	ADDI	**	rt	immediate
	001000	rs	rt	ininediate
-	6	5	5	16

Format: ADDI rt, rs, immediate

#### **Purpose:**

I

To add a constant to a 32-bit integer. If overflow occurs, then trap.

**Description:**  $rt \leftarrow rs + immediate$ 

The 16-bit signed *immediate* is added to the 32-bit value in GPR rs to produce a 32-bit result.

- If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and an Integer Overflow exception occurs.
- If the addition does not overflow, the 32-bit result is sign-extended and placed into GPR rt.

#### **Restrictions:**

If GPR *rs* does not contain a sign-extended 32-bit value (bits 63..31 equal), then the result of the operation is **UNPREDICTABLE**.

### **Operation:**

```
if NotWordValue(GPR[rs]) then
    UNPREDICTABLE
endif
temp ← (GPR[rs]<sub>31</sub>||GPR[rs]<sub>31..0</sub>) + sign_extend(immediate)
if temp<sub>32</sub> ≠ temp<sub>31</sub> then
    SignalException(IntegerOverflow)
else
    GPR[rt] ← sign_extend(temp<sub>31..0</sub>)
endif
```

## **Exceptions:**

Integer Overflow

### **Programming Notes:**

ADDIU performs the same arithmetic operation but does not trap on overflow.

#### ADDI

MIPS32 (MIPS I)

## Add Immediate Unsigned Word

31	26 25	21	20 16	15 0	
ADDIU		***	t	immediate	
001001		rs	п	minediate	
6		5	5	16	

Format: ADDIU rt, rs, immediate

#### **Purpose:**

I

To add a constant to a 32-bit integer

### **Description:** $rt \leftarrow rs + immediate$

The 16-bit signed *immediate* is added to the 32-bit value in GPR rs and the 32-bit arithmetic result is sign-extended and placed into GPR rt.

No Integer Overflow exception occurs under any circumstances.

#### **Restrictions:**

If GPR rs does not contain a sign-extended 32-bit value (bits 63..31 equal), then the result of the operation is UNPREDICTABLE.

#### **Operation:**

```
if NotWordValue(GPR[rs]) then
  UNPREDICTABLE
endif
GPR[rt] \leftarrow sign\_extend(temp_{31..0})
```

#### **Exceptions:**

None

#### **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. This instruction is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

MIPS64<sup>™</sup> Architecture For Programmers Volume II, Revision 0.95

## ADDIU

MIPS32 (MIPS I)

## **Add Unsigned Word**

31	26	25 21	20 16	15 11	10 6	5 0
SPEC	CIAL		at	ha	0	ADDU
000	0000	rs	п	rd	00000	100001
(	6	5	5	5	5	6

ADDU

MIPS32 (MIPS I)

Format: ADDU rd, rs, rt

#### **Purpose:**

To add 32-bit integers

**Description:**  $rd \leftarrow rs + rt$ 

The 32-bit word value in GPR *rt* is added to the 32-bit value in GPR *rs* and the 32-bit arithmetic result is sign-extended and placed into GPR *rd*.

No Integer Overflow exception occurs under any circumstances.

#### **Restrictions:**

If either GPR *rt* or GPR *rs* does not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is **UNPREDICTABLE**.

#### **Operation:**

```
if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then
    UNPREDICTABLE
endif
temp ← GPR[rs] + GPR[rt]
GPR[rd] ← sign_extend(temp<sub>31..0</sub>)
```

#### **Exceptions:**

None

#### **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. This instruction is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.



**Purpose:** 

To align a misaligned pair of paired single values

**Description:** fd ← ByteAlign(rs<sub>2..0</sub>, fs, ft)

FPR *fs* is concatenated with FPR *ft* and this value is funnel-shifted by GPR  $rs_{2..0}$  bytes, and written into FPR *fd*. If GPR  $rs_{2..0}$  is 0, *fd* receives *fs*. If GPR  $rs_{2..0}$  is 4, the operation depends on the current endianness.

Figure 3-1 illustrates the following example: for a big-endian operation and a byte alignment of 4, the upper half of fd receives the lower half of the paired single value in fs, and the lower half of fd receives the upper half of the paired single value in fs.





The move is nonarithmetic; it causes no IEEE 754 exceptions.

## Floating Point Align Variable (cont.)

### **Restrictions:**

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *PS*. If they are not valid, the result is **UNPRE-DICTABLE**.

If GPR  $rs_{1,0}$  are non-zero, the results are **UNPREDICTABLE**.

The result of this instruction is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

## **Operation:**

```
if GPR[rs]<sub>2..0</sub> = 0 then
    StoreFPR(fd, PS,ValueFPR(fs,PS))
else if GPR[rs]<sub>2..0</sub> ≠ 4 then
    UNPREDICTABLE
else if BigEndianCPU then
    StoreFPR(fd, PS, ValueFPR(fs, PS)<sub>31..0</sub> || ValueFPR(ft,PS)<sub>63..32</sub>)
else
    StoreFPR(fd, PS, ValueFPR(ft, PS)<sub>31..0</sub> || ValueFPR(fs,PS)<sub>63..32</sub>)
endif
```

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

### **Programming Notes:**

ALNV.PS is designed to be used with LUXC1 to load 8 bytes of data from any 4-byte boundary. For example:

```
/* Copy T2 bytes (a multiple of 16) of data T0 to T1, T0 unaligned, T1 aligned.
            Reads one dw beyond the end of T0. */
   LUXC1
            F0, O(T0) /* set up by reading 1st src dw */
            T3, 0 /* index into src and dst arrays */
   LI
            T4, T0, 8 /* base for odd dw loads */
   ADDIU
            T5, T1, -8/* base for odd dw stores */
   ADDIU
LOOP:
   LUXC1
            F1, T3(T4)
   ALNV.PS F2, F0, F1, T0/* switch F0, F1 for little-endian */
          F2, T3(T1)
   SDC1
           ТЗ, ТЗ, 16
   ADDIU
           F0, T3(T0)
   LUXC1
   ALNV.PS F2, F1, F0, T0/* switch F1, F0 for little-endian */
   BNE
           T3, T2, LOOP
   SDC1
            F2, T3(T5)
DONE:
```

### Floating Point Align Variable (cont.)

#### ALNV.PS

ALNV.PS is also useful with SUXC1 to store paired-single results in a vector loop to a possibly misaligned address:

```
/* T1[i] =
             TO[i] + F8, T0 aligned, T1 unaligned. */
             CVT.PS.S F8, F8, F8/* make addend paired-single */
/* Loop header computes 1st pair into F0, stores high half if T1 */
/* misaligned */
LOOP:
             F2, T3(T4)/* get T0[i+2]/T0[i+3] */
   LDC1
             F1, F2, F8/* compute T1[i+2]/T1[i+3] */
   ADD.PS
   ALNV.PS
             F3, F0, F1, T1/* align to dst memory */
             F3, T3(T1)/* store to T1[i+0]/T1[i+1] */
   SUXC1
                      /* i = i + 4 */
   ADDIU
             ТЗ, 16
             F2, T3(T0)/* get T0[i+0]/T0[i+1] */
   LDC1
             F0, F2, F8/* compute T1[i+0]/T1[i+1] */
   ADD.PS
             F3, F1, F0, T1/* align to dst memory */
   ALNV.PS
   BNE
             T3, T2, LOOP
   SUXC1
             F3, T3(T5)/* store to T1[i+2]/T1[i+3] */
```

/\* Loop trailer stores all or half of F0, depending on T1 alignment \*/

An	d						AND
	31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL				Ŀ	0	AND
	000000		rs	rt	rd	00000	100100
·	6		5	5	5	5	6
	Format:	AND	rd, rs, rt				MIPS32 (MIPS I)

## **Purpose:**

To do a bitwise logical AND

## **Description:** rd $\leftarrow$ rs AND rt

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical AND operation. The result is placed into GPR *rd*.

## **Restrictions:**

None

## **Operation:**

 $GPR[rd] \leftarrow GPR[rs]$  and GPR[rt]

## **Exceptions:**

None

## And Immediate

	31 26	25 21	20 16	15 0
	ANDI		***	immediate
	001100	rs	rt	miniediate
_	6	5	5	16

Format: ANDI rt, rs, immediate

MIPS32 (MIPS I)

ANDI

## **Purpose:**

To do a bitwise logical AND with a constant

**Description:** rt  $\leftarrow$  rs AND immediate

The 16-bit *immediate* is zero-extended to the left and combined with the contents of GPR *rs* in a bitwise logical AND operation. The result is placed into GPR *rt*.

#### **Restrictions:**

None

## **Operation:**

 $GPR[rt] \leftarrow GPR[rs]$  and zero\_extend(immediate)

#### **Exceptions:**

None

## **Unconditional Branch**

31 26	25 21	20 16	15 0
BEQ	0	0	offset
000100	00000	00000	onset
6	5	5	16

В

**Assembly Idiom** 

Format: B offset

#### **Purpose:**

To do an unconditional branch

## Description: branch

B offset is the assembly idiom used to denote an unconditional branch. The actual instruction is interpreted by the hardware as BEQ r0, r0, offset.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

## **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

#### **Operation:**

```
I: target_offset \leftarrow sign_extend(offset || 0^2)
I+1: PC \leftarrow PC + target_offset
```

#### **Exceptions:**

None

## **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 Kbytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

MIPS64<sup>™</sup> Architecture For Programmers Volume II, Revision 0.95

B	ranch	and Link							BAL
	31		26	25	21 2	0	16	15	0
				BGEZAL		offset			
				00000		10001		offset	
		6		5		5		16	

Format: BAL rs, offset

#### **Purpose:**

. . .

To do an unconditional PC-relative procedure call

### **Description:** procedure\_call

BAL offset is the assembly idiom used to denote an unconditional branch. The actual instruction is iterpreted by the hardware as BGEZAL r0, offset.

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is **UNPREDICTABLE**. This restriction permits an exception handler to resume execution by reexecuting the branch when an exception occurs in the branch delay slot.

#### **Operation:**

#### **Exceptions:**

None

#### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.

**Assembly Idiom** 

## **Branch on FP False**

31	26	25 21	20 18	17	16	15 0
	COP1	BC		nd	tf	
	010001	01000	сс	0	0	offset
	6	5	3	1	1	16
	Format: BC1F offset (cc = 0 implied) BC1F cc, offset					MIPS32 (MIPS I) MIPS32 (MIPS IV)

BC1F

## **Purpose:**

To test an FP condition code and do a PC-relative conditional branch

Description: if cc = 0 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the FP condition code bit CC is false (0), the program branches to the effective target address after the instruction in the delay slot is executed. An FP condition code is set by the FP compare instruction, C.cond.fmt.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

## **Operation:**

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

```
I: condition ← FPConditionCode(cc) = 0
    target_offset ← (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
I+1: if condition then
    PC ← PC + target_offset
    endif
```

## **Branch on FP False (cont.)**

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### Floating Point Exceptions:

Unimplemented Operation

#### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range

#### **Historical Information:**

The MIPS I architecture defines a single floating point condition code, implemented as the coprocessor 1 condition signal (*Cp1Cond*) and the *C* bit in the FP *Control/Status* register. MIPS I, II, and III architectures must have the *CC* field set to 0, which is implied by the first format in the "Format" section.

The MIPS IV and MIPS32 architectures add seven more *Condition Code* bits to the original condition code 0. FP compare and conditional branch instructions specify the *Condition Code* bit to set or test. Both assembler formats are valid for MIPS IV and MIPS32.

In the MIPS I, II, and III architectures there must be at least one instruction between the compare instruction that sets the condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

## **Branch on FP False Likely**

31	26	25 21	20 18	17	16	15 0
	COP1	BC		nd	tf	offect
	010001	01000	сс	1	0	offset
	6	5	3	1	1	16
	Format: BC1FL offset (cc = 0 implied) BC1FL cc, offset			MIPS32 (MIPS II) MIPS32 (MIPS IV)		

## **Purpose:**

To test an FP condition code and make a PC-relative conditional branch; execute the instruction in the delay slot only if the branch is taken.

**Description:** if cc = 0 then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the FP *Condition Code* bit *CC* is false (0), the program branches to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

An FP condition code is set by the FP compare instruction, C.cond.fmt.

## **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Operation:**

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

```
I: condition ← FPConditionCode(cc) = 0
    target_offset ← (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
I+1: if condition then
    PC ← PC + target_offset
    else
        NullifyCurrentInstruction()
    endif
```

BC1FL

## Branch on FP False Likely (cont.)

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

### **Floating Point Exceptions:**

Unimplemented Operation

#### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BC1F instruction instead.

### **Historical Information:**

The MIPS I architecture defines a single floating point condition code, implemented as the coprocessor 1 condition signal (*Cp1Cond*) and the *C* bit in the FP *Control/Status* register. MIPS I, II, and III architectures must have the *CC* field set to 0, which is implied by the first format in the "Format" section.

The MIPS IV and MIPS32 architectures add seven more *Condition Code* bits to the original condition code 0. FP compare and conditional branch instructions specify the *Condition Code* bit to set or test. Both assembler formats are valid for MIPS IV and MIPS32.

In the MIPS II and III architections there must be at least one instruction between the compare instruction that sets a condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

## **Branch on FP True**

31	26	25 21	20 18	17	16	15 0
	COP1	BC		nd	tf	
	010001	01000	сс	0	1	offset
	6	5	3	1	1	16
		offset (cc = cc, offset	0 implie	MIPS32 (MIPS I) MIPS32 (MIPS IV)		

## **Purpose:**

To test an FP condition code and do a PC-relative conditional branch

Description: if cc = 1 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the FP condition code bit CC is true (1), the program branches to the effective target address after the instruction in the delay slot is executed. An FP condition code is set by the FP compare instruction, C.cond.fmt.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

## **Operation:**

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

```
I: condition ← FPConditionCode(cc) = 1
    target_offset ← (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
I+1: if condition then
    PC ← PC + target_offset
    endif
```

## BC1T

## **Branch on FP True (cont.)**

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### Floating Point Exceptions:

Unimplemented Operation

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

## **Historical Information:**

The MIPS I architecture defines a single floating point condition code, implemented as the coprocessor 1 condition signal (*Cp1Cond*) and the *C* bit in the FP *Control/Status* register. MIPS I, II, and III architectures must have the *CC* field set to 0, which is implied by the first format in the "Format" section.

The MIPS IV and MIPS32 architectures add seven more *Condition Code* bits to the original condition code 0. FP compare and conditional branch instructions specify the *Condition Code* bit to set or test. Both assembler formats are valid for MIPS IV and MIPS32.

In the MIPS I, II, and III architectures there must be at least one instruction between the compare instruction that sets the condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

## **Branch on FP True Likely**

31	26	25 21	20 18	17	16	15 0
	COP1	BC		nd tf		CC /
	010001	01000	сс	1	1	offset
	6	5	3	1	1	16
	Format: BC1TL offset (cc = 0 implied) BC1TL cc, offset				MIPS32 (MIPS II) MIPS32 (MIPS IV)	

## **Purpose:**

To test an FP condition code and do a PC-relative conditional branch; execute the instruction in the delay slot only if the branch is taken.

## **Description:** if cc = 1 then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the FP *Condition Code* bit *CC* is true (1), the program branches to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

An FP condition code is set by the FP compare instruction, C.cond.fmt.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

#### **Operation:**

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

```
I: condition ← FPConditionCode(cc) = 1
    target_offset ← (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
I+1: if condition then
    PC ← PC + target_offset
    else
        NullifyCurrentInstruction()
    endif
```

BC1TL

## Branch on FP True Likely (cont.)

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

### **Floating Point Exceptions:**

Unimplemented Operation

#### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BC1T instruction instead.

### **Historical Information:**

The MIPS I architecture defines a single floating point condition code, implemented as the coprocessor 1 condition signal (*Cp1Cond*) and the *C* bit in the FP *Control/Status* register. MIPS I, II, and III architectures must have the *CC* field set to 0, which is implied by the first format in the "Format" section.

The MIPS IV and MIPS32 architectures add seven more *Condition Code* bits to the original condition code 0. FP compare and conditional branch instructions specify the *Condition Code* bit to set or test. Both assembler formats are valid for MIPS IV and MIPS32.

In the MIPS II and III architections there must be at least one instruction between the compare instruction that sets a condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.

## **Branch on COP2 False**

31	26	25 21	20 18	17	16	15 0
	COP2	BC		nd	tf	
	010010	01000	сс	0	0	offset
	6	5	3	1	1	16
	Format: BC2F offset (cc = 0 implied) BC2F cc, offset				MIPS32 (MIPS I) MIPS32 (MIPS IV)	

BC2F

## **Purpose:**

To test a COP2 condition code and do a PC-relative conditional branch

## **Description:** if cc = 0 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the COP2 condition specified by CC is false (0), the program branches to the effective target address after the instruction in the delay slot is executed.

## **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

## **Operation:**

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC2F, BC2FL, BC2T, and BC2TL have specific values for *tf* and *nd*.

```
I: condition ← COP2Condition(cc) = 0
    target_offset ← (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
I+1: if condition then
    PC ← PC + target_offset
    endif
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

### **Branch on COP2 False Likely**

31	26	25 21	20 18	17	16	15 0
	COP2	BC		nd	tf	CC /
	010010	01000	сс	1	0	offset
	6	5	3	1	1	16
	Format: BC2FL offset (cc = 0 implie BC2FL cc, offset			lie	ed)	MIPS32 (MIPS II) MIPS32 (MIPS IV)

## **Purpose:**

To test a COP2 condition code and make a PC-relative conditional branch; execute the instruction in the delay slot only if the branch is taken.

#### **Description:** if cc = 0 then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the COP2 condition specified by CC is false (0), the program branches to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

#### **Operation:**

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC2F, BC2FL, BC2T, and BC2TL have specific values for *tf* and *nd*.

```
I: condition ← COP2Condition(cc) = 0
    target_offset ← (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
I+1: if condition then
    PC ← PC + target_offset
    else
        NullifyCurrentInstruction()
    endif
```

BC2FL

## Branch on COP2 False Likely (cont.)

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BC2F instruction instead.

## **Branch on COP2 True**

31	26	25 21	20 18	17	16	15 0
	COP2	BC		nd	tf	~
	010010	01000	сс	0	1	offset
	6	5	3	1	1	16
		offset (cc = cc, offset	0 implie	MIPS32 (MIPS I) MIPS32 (MIPS IV)		

## **Purpose:**

To test a COP2 condition code and do a PC-relative conditional branch

### **Description:** if cc = 1 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the COP2 condition specified by CC is true (1), the program branches to the effective target address after the instruction in the delay slot is executed.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

## **Operation:**

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC2F, BC2FL, BC2T, and BC2TL have specific values for *tf* and *nd*.

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

BC2T

## **Branch on COP2 True Likely**

31	26	25 21	20 18	17	16	15 0
	COP2	BC		nd	tf	- 55 - 4
	010010	01000	сс	1	1	offset
	6	5	3	1	1	16
	Format: BC2TL offset (cc = 0 implied) BC2TL cc, offset				MIPS32 (MIPS II) MIPS32 (MIPS IV)	

BC2TL

## **Purpose:**

To test a COP2 condition code and do a PC-relative conditional branch; execute the instruction in the delay slot only if the branch is taken.

## **Description:** if cc = 1 then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the COP2 condition specified by CC is true (1), the program branches to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

#### **Operation:**

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC2F, BC2FL, BC2T, and BC2TL have specific values for *tf* and *nd*.

```
I: condition ← COP2Condition(cc) = 1
    target_offset ← (offset<sub>15</sub>)<sup>GPRLEN-(16+2)</sup> || offset || 0<sup>2</sup>
I+1: if condition then
    PC ← PC + target_offset
    else
        NullifyCurrentInstruction()
    endif
```

## Branch on COP2 True Likely (cont.)

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BC2T instruction instead.

Branch on Eq	ual					BEQ
31	26	25	21 20	16 15		0
BE 0001	-	rs	rt		offset	
6		5	5		16	
Forma	I <b>t:</b> BEQ	rs, rt, off:	MI	PS32 (MIPS I)		

#### **Purpose:**

To compare GPRs then do a PC-relative conditional branch

**Description:** if rs = rt then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are equal, branch to the effective target address after the instruction in the delay slot is executed.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

#### **Operation:**

#### **Exceptions:**

None

#### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 Kbytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

BEQ r0, r0 offset, expressed as B offset, is the assembly idiom used to denote an unconditional branch.

Bra	nch on Equal	Like	ly			BEQL
	31	26	25 2	1 20 16	15	0
	BEQL		rs	rt	offset	
	010100		15	It	onset	
	6		5	5	16	
	Format:	BEQL	rs, rt, offs		MIPS32 (MIPS II)	

#### **Purpose:**

To compare GPRs then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

**Description:** if rs = rt then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are equal, branch to the target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

#### **Operation:**

#### **Exceptions:**

None

## Branch on Equal Likely (cont.)

## **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BEQ instruction instead.

## **Historical Information:**

In the MIPS I architecture, this instruction signaled a Reserved Instruction Exception.


To test a GPR then do a PC-relative conditional branch

**Description:** if  $rs \ge 0$  then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Operation:**

### **Exceptions:**

None

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

If the contents of GPR <i>rs</i> are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed.

# **Restrictions:**

**Purpose:** 

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch,

An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is **UNPREDICTABLE**. This restriction permits an exception handler to resume execution by reexecuting the branch when an exception occurs in the branch delay slot.

# **Operation:**

# **Exceptions:**

None

# **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.

BGEZAL r0, offset, expressed as BAL offset, is the assembly idiom used to denote a PC-relative branch and link. BAL is used in a manner similar to JAL, but provides PC-relative addressing and a more limited target PC range.

Branch on Greater Than or Equal to Zero and Link	
--	--

To test a GPR then do a PC-relative conditional procedure call

**Description:** if  $rs \ge 0$  then procedure\_call

where execution continues after a procedure call.

Format: BGEZAL rs, offset

31	26	25	21 20	0 10	15 0
	REGIMM			BGEZAL	CC /
	000001	rs		10001	offset
	6	5		5	16

# 66

# BGEZAL

MIPS32 (MIPS I)

31	26	25	21 20	16	15	(
REGIMM	1			BGEZALL	<u> </u>	
000001		rs		10011	offset	
6		5		5	16	

Format: BGEZALL rs, offset

To test a GPR then do a PC-relative conditional procedure call; execute the delay slot only if the branch is taken.

**Description:** if  $rs \ge 0$  then procedure\_call\_likely

Branch on Greater Than or Equal to Zero and Link Likely

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

### **Restrictions:**

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is **UNPREDICTABLE**. This restriction permits an exception handler to resume execution by reexecuting the branch when an exception occurs in the branch delay slot.

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Operation:**

```
I: target_offset ← sign_extend(offset || 0<sup>2</sup>)
    condition ← GPR[rs] ≥ 0<sup>GPRLEN</sup>
    GPR[31] ← PC + 8
I+1: if condition then
        PC ← PC + target_offset
    else
        NullifyCurrentInstruction()
    endif
```

### **Exceptions:**

None

**BGEZALL** 

MIPS32 (MIPS II)

# Branch on Greater Than or Equal to Zero and Link Likely (con't.)

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BGEZAL instruction instead.

### **Historical Information:**

In the MIPS I architecture, this instruction signaled a Reserved Instruction Exception.

Than or Equa	al to Zer	o Likely			BG
26 25	21 2	20	16 15		0
		BGEZL		<u> </u>	
rs		00011		offset	
5		5		16	
	_	26 25 21 2	26 25 21 20 rs BGEZL	26 25 21 20 16 15 rs BGEZL	26 25 21 20 16 15 rs BGEZL offset

To test a GPR then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

**Description:** if  $rs \ge 0$  then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Operation:**

### **Exceptions:**

None

# Branch on Greater Than or Equal to Zero Likely (cont.)

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BGEZ instruction instead.

### **Historical Information:**

In the MIPS I architecture, this instruction signaled a Reserved Instruction Exception.



To test a GPR then do a PC-relative conditional branch

**Description:** if rs > 0 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than zero (sign bit is 0 but value not zero), branch to the effective target address after the instruction in the delay slot is executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Operation:**

### **Exceptions:**

None

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.



To test a GPR then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

**Description:** if rs > 0 then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than zero (sign bit is 0 but value not zero), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

## **Operation:**

### **Exceptions:**

None

# Branch on Greater Than Zero Likely (cont.)

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BGTZ instruction instead.

### **Historical Information:**

In the MIPS I architecture, this instruction signaled a Reserved Instruction Exception.



To test a GPR then do a PC-relative conditional branch

**Description:** if rs  $\leq$  0 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than or equal to zero (sign bit is 1 or value is zero), branch to the effective target address after the instruction in the delay slot is executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Operation:**

### **Exceptions:**

None

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

BLEZ					Likely	Zero 1	qual to Z	or Eq	han o	on Less T	nch o
0			6 15	16	20	21		25	26		31
		<b>60</b>		0						BLEZL	
		offset		00000	0		rs			010110	
		16		5			5			6	
	MIPS32 (	16		5			5 s, offs			-	T

To test a GPR then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

**Description:** if  $rs \leq 0$  then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than or equal to zero (sign bit is 1 or value is zero), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Operation:**

### **Exceptions:**

None

# Branch on Less Than or Equal to Zero Likely (cont.)

## **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BLEZ instruction instead.

### **Historical Information:**

In the MIPS I architecture, this instruction signaled a Reserved Instruction Exception.



To test a GPR then do a PC-relative conditional branch

Description: if rs < 0 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Operation:**

### **Exceptions:**

None

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.

# Branch on Less Than Zero and Link

31	26	25	21	20 1	16 15	5	0
REGIMM		**		BLTZAL		offset	
000001		rs		10000		onset	
6		5		5		16	

Format: BLTZAL rs, offset

### **Purpose:**

To test a GPR then do a PC-relative conditional procedure call

**Description:** if rs < 0 then procedure\_call

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed.

### **Restrictions:**

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is UNPREDICTABLE. This restriction permits an exception handler to resume execution by reexecuting the branch when an exception occurs in the branch delay slot.

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Operation:**

```
I: target_offset ← sign_extend(offset || 0<sup>2</sup>)
condition ← GPR[rs] < 0<sup>GPRLEN</sup>
GPR[31] ← PC + 8
I+1: if condition then
PC ← PC + target_offset
endif
```

### **Exceptions:**

None

## **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.

### BLTZAL

MIPS32 (MIPS I)

15 0
offset
16

To test a GPR then do a PC-relative conditional procedure call; execute the delay slot only if the branch is taken.

**Description:** if rs < 0 then procedure\_call\_likely

. . . . . .

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

### **Restrictions:**

GPR 31 must not be used for the source register *rs*, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is UNPREDICTABLE. This restriction permits an exception handler to resume execution by reexecuting the branch when an exception occurs in the branch delay slot.

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Operation:**

```
I: target_offset ← sign_extend(offset || 0<sup>2</sup>)
    condition ← GPR[rs] < 0<sup>GPRLEN</sup>
    GPR[31] ← PC + 8
I+1: if condition then
        PC ← PC + target_offset
    else
        NullifyCurrentInstruction()
    endif
```

### **Exceptions:**

None

# Branch on Less Than Zero and Link Likely (cont.)

## **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BLTZAL instruction instead.

### **Historical Information:**

In the MIPS I architecture, this instruction signaled a Reserved Instruction Exception.

Bra	nch on Less Than 2	Zero Likely			BLTZL
	31 26	25 21	20 16	15	0
	REGIMM	rs	BLTZL	offset	
	000001	18	00010	onset	
	6	5	5	16	
	Format: BLTZ	L rs, offset		MI	PS32 (MIPS II)

To test a GPR then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

**Description:** if rs < 0 then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Operation:**

### **Exceptions:**

None

## **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BLTZ instruction instead.

### **Historical Information:**

In the MIPS I architecture, this instruction signaled a Reserved Instruction Exception.

#### **Branch on Not Equal** BNE 31 26 25 21 20 16 15 0 BNE offset rs rt 000101 5 5 6 16 Format: BNE rs, rt, offset MIPS32 (MIPS I)

### **Purpose:**

To compare GPRs then do a PC-relative conditional branch

**Description:** if rs  $\neq$  rt then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are not equal, branch to the effective target address after the instruction in the delay slot is executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Operation:**

### **Exceptions:**

None

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Bra	nch on Not Eq	ual	Likely			BNEL
	31	26	25 21	20 16	15	0
	BNEL 010101		rs	rt	offset	
	6		5	5	16	
	Format:	BNEL	rs, rt, offse	t	MIPS32 (MI	PS II)

To compare GPRs then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

**Description:** if rs ≠ rt then branch\_likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are not equal, branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Operation:**

### **Exceptions:**

None

# Branch on Not Equal Likely (cont.)

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

Software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BNE instruction instead.

### **Historical Information:**

In the MIPS I architecture, this instruction signaled a Reserved Instruction Exception.

# Breakpoint

BREAK

31	26	25 6	5 0
SPECIA	AL	code	BREAK
00000	0	code	001101
6		20	6

### Format: BREAK

MIPS32 (MIPS I)

### **Purpose:**

To cause a Breakpoint exception

# **Description:**

A breakpoint exception occurs, immediately and unconditionally transferring control to the exception handler. The *code* field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

## **Restrictions:**

None

### **Operation:**

SignalException(Breakpoint)

### **Exceptions:**

Breakpoint

### **Floating Point Compare**

C.cond.fmt

31	26	25	21	20	16	15		11	10	8	7	6	5 4	3		0
COP1		forest			£		£_				0	Α	FC			
010001		Imt	fmt	ft		fs		IS		сс		0	11	cond		
6		5			5		5			3	1	1	2		4	
Format:	C.com C.com C.com C.com	nd.S fs, f nd.D fs, f nd.PS fs, nd.S cc, f nd.D cc, f nd.PS cc,	ft(c ft(c s, f s, f	c = 0 c = 0 t t	implied)	)							MIP MIPS MIPS MIPS	S32 564 32 ( 32 (	2 (MIPS 2 (MIPS (MIPS MIPS MIPS (MIPS	S I) V) IV) IV)

### **Purpose:**

To compare FP values and record the Boolean result in a condition code

### **Description:** cc $\leftarrow$ fs compare\_cond ft

The value in FPR *fs* is compared to the value in FPR *ft*; the values are in format *fmt*. The comparison is exact and neither overflows nor underflows.

If the comparison specified by  $cond_{2..1}$  is true for the operand values, the result is true; otherwise, the result is false. If no exception is taken, the result is written into condition code *CC*; true is 1 and false is 0.

c.cond.PS compares the upper and lower halves of FPR *fs* and FPR *ft* independently and writes the results into condition codes CC +1 and CC respectively. The CC number must be even. If the number is not even the operation of the instruction is **UNPREDICTABLE**.

If one of the values is an SNaN, or  $cond_3$  is set and at least one of the values is a QNaN, an Invalid Operation condition is raised and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written and an Invalid Operation exception is taken immediately. Otherwise, the Boolean result is written into condition code *CC*.

There are four mutually exclusive ordering relations for comparing floating point values; one relation is always true and the others are false. The familiar relations are *greater than*, *less than*, and *equal*. In addition, the IEEE floating point standard defines the relation *unordered*, which is true when at least one operand value is NaN; NaN compares unordered with everything, including itself. Comparisons ignore the sign of zero, so +0 equals -0.

The comparison condition is a logical predicate, or equation, of the ordering relations such as *less than or equal*, *equal*, *not less than*, or *unordered or equal*. Compare distinguishes among the 16 comparison predicates. The Boolean result of the instruction is obtained by substituting the Boolean value of each ordering relation for the two FP values in the equation. If the *equal* relation is true, for example, then all four example predicates above yield a true result. If the *unordered* relation is true then only the final predicate, *unordered or equal*, yields a true result.

Logical negation of a compare result allows eight distinct comparisons to test for the 16 predicates as shown in . Each mnemonic tests for both a predicate and its logical negation. For each mnemonic, *compare* tests the truth of the first predicate. When the first predicate is true, the result is true as shown in the "If Predicate Is True" column, and the second predicate must be false, and vice versa. (Note that the False predicate is never true and False/True do not follow the normal pattern.)

The truth of the second predicate is the logical negation of the instruction result. After a compare instruction, test for the truth of the first predicate can be made with the Branch on FP True (BC1T) instruction and the truth of the second can be made with Branch on FP False (BC1F).

# C.cond.fmt

Table 3-24 shows another set of eight compare operations, distinguished by a  $cond_3$  value of 1 and testing the same 16 conditions. For these additional comparisons, if at least one of the operands is a NaN, including Quiet NaN, then an Invalid Operation condition is raised. If the Invalid Operation condition is enabled in the *FCSR*, an Invalid Operation exception occurs.

Instruction	Comparison Predicate	Comparis Resu		Instru	iction				
Cond Mnemonic	Name of Predicate and Logically Negated Predicate (Abbreviation)	Relation Values				If Predicate	Inv Op Excp.	Condition Field	
		>	<	=	?	Is True	if QNaN ?	3	20
F	False [this predicate is always False]	F	F	F	F	F			0
1	True (T)	Т	Т	Т	Т	Ľ			0
UN	Unordered	F	F	F	Т	Т			1
UN	Ordered (OR)	Т	Т	Т	F	F			1
EQ	Equal			Т	F	Т			2
EQ	Not Equal (NEQ)	Т	Т	F	Т	F			2
UEO	Unordered or Equal		F	Т	Т	Т		3	
UEQ	Ordered or Greater Than or Less Than (OGL)		Т	F	F	F	No	0	3
OLT	Ordered or Less Than	F	Т	F	F	Т	INO		4
OLT	Unordered or Greater Than or Equal (UGE)	Т	F	Т	Т	F			4
ULT	Unordered or Less Than	F	Т	F	Т	Т			5
ULI	Ordered or Greater Than or Equal (OGE)	Т	F	Т	F	F			5
OLE	Ordered or Less Than or Equal	F	Т	Т	F	Т			6
OLE	Unordered or Greater Than (UGT)		F	F	Т	F			6
IIIE	Unordered or Less Than or Equal	F	Т	Т	Т	Т			7
ULE	Ordered or Greater Than (OGT)	Т	F	F	F	F			7
	Key: ? = unordered, > = greater than, < = less	thar	ı, =	is eq	qual.	, T = True, F = F	alse		

# Table 3-24 FPU Comparisons Without Special Operand Exceptions

# C.cond.fmt

Instruction	Comparison Predicate			Compar Res	Instructio n				
Cond Mnemonic	Name of Predicate and Logically Negated Predicate (Abbreviation)	Relation Values				If Predicate	Inv Op Excp If	Condition Field	
		>	<	=	?	Is True	QNaN?	3	20
SF	Signaling False [this predicate always False]	F	F	F	F	F			0
56	Signaling True (ST)	Т	Т	Т	Т	Г			0
NGLE	Not Greater Than or Less Than or Equal	F	F	F	Т	Т		1	1
NOLE	Greater Than or Less Than or Equal (GLE)	Т	Т	Т	F	F			1
SEQ	Signaling Equal	F	F	Т	F	Т	Yes		2
SEQ	Signaling Not Equal (SNE)	Т	Т	F	Т	F			2
NGL	Not Greater Than or Less Than	F	F	Т	Т	Т			3
NGL	Greater Than or Less Than (GL)	Т	Т	F	F	F			5
LT	Less Than	F	Т	F	F	Т	ies		4
LI	Not Less Than (NLT)	Т	F	Т	Т	F			4
NGE	Not Greater Than or Equal			F	Т	Т			5
NGE	Greater Than or Equal (GE)		F	Т	F	F			5
LE	Less Than or Equal	F	Т	Т	F	Т			6
LE	Not Less Than or Equal (NLE)		F	F	Т	F			6
NGT	Not Greater Than	F	Т	Т	Т	Т			7
NGT	Greater Than (GT)	T F F F F							
	Key: ? = unordered, > = greater than, < = less	than	, = is	equ	al, T	F = True, F = Fa	ılse		

Table 3-25 FPU Comparisons	With Special Operand	Exceptions for ONaNs
	o volum operant	I LACEPHOND IOI VI MIND

### **Restrictions:**

The fields *fs* and *ft* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPREDICT-ABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of C.cond.PS is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode, or if the condition code number is odd.

### **Operation:**

```
if SNaN(ValueFPR(fs, fmt)) or SNaN(ValueFPR(ft, fmt)) or
   QNaN(ValueFPR(fs, fmt)) or QNaN(ValueFPR(ft, fmt)) then
   less \leftarrow false
   equal \leftarrow false
   unordered \leftarrow true
   if (SNaN(ValueFPR(fs,fmt)) or SNaN(ValueFPR(ft,fmt))) or
    (cond<sub>3</sub> and (QNaN(ValueFPR(fs,fmt)) or QNaN(ValueFPR(ft,fmt)))) then
       SignalException(InvalidOperation)
   endif
else
    less \leftarrow ValueFPR(fs, fmt) <_{fmt} ValueFPR(ft, fmt)
   equal <-- ValueFPR(fs, fmt) = fmt ValueFPR(ft, fmt)
   unordered \leftarrow false
endif
condition \leftarrow (cond<sub>2</sub> and less) or (cond<sub>1</sub> and equal)
       or (cond_0 and unordered)
SetFPConditionCode(cc, condition)
```

For c.cond.PS, the pseudo code above is repeated for both halves of the operand registers, treating each half as an independent single-precision values. Exceptions on the two halves are logically ORed and reported together. The results of the lower half comparison are written to condition code CC; the results of the upper half comparison are written to condition code CC; the results of the upper half comparison are written to condition code CC.

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

### **Floating Point Exceptions:**

Unimplemented Operation, Invalid Operation

### **Programming Notes:**

FP computational instructions, including compare, that receive an operand value of Signaling NaN raise the Invalid Operation condition. Comparisons that raise the Invalid Operation condition for Quiet NaNs in addition to SNaNs permit a simpler programming model if NaNs are errors. Using these compares, programs do not need explicit code to check for QNaNs causing the *unordered* relation. Instead, they take an exception and allow the exception handling system to deal with the error when it occurs. For example, consider a comparison in which we want to know if two numbers are equal, but for which *unordered* would be an error.

```
# comparisons using explicit tests for QNaN
  c.eq.d $f2,$f4# check for equal
  nop
             # it is equal
  bclt L2
  c.un.d $f2,$f4# it is not equal,
              # but might be unordered
  bclt ERROR # unordered goes off to an error handler
# not-equal-case code here
   . . .
# equal-case code here
T.2:
# -----
# comparison using comparisons that signal QNaN
  c.seq.d $f2,$f4 # check for equal
  nop
  bclt L2
                  # it is equal
  nop
# it is not unordered here
   . . .
# not-equal-case code here
   . . .
# equal-case code here
```

### **Historical Information:**

The MIPS I architecture defines a single floating point condition code, implemented as the coprocessor 1 condition signal (*Cp1Cond*) and the *C* bit in the FP *Control/Status* register. MIPS I, II, and III architectures must have the *CC* field set to 0, which is implied by the first format in the "Format" section.

The MIPS IV and MIPS32 architectures add seven more *Condition Code* bits to the original condition code 0. FP compare and conditional branch instructions specify the *Condition Code* bit to set or test. Both assembler formats are malid for MIPS IV and MIPS32.

In the MIPS I, II, and III architectures there must be at least one instruction between the compare instruction that sets the condition code and the branch instruction that tests it. Hardware does not detect a violation of this restriction.



To perform the cache operation specified by op.

## **Description:**

The 16-bit offset is sign-extended and added to the contents of the base register to form an effective address. The effective address is used in one of the following ways based on the operation to be performed and the type of cache as described in the following table.

Operation Requires an	Type of Cache	Usage of Effective Address
Address	Virtual	The effective address is used to address the cache. It is implementation dependent whether an address translation is performed on the effective address (with the possibility that a TLB Refill or TLB Invalid exception might occur)
Address	Physical	The effective address is translated by the MMU to a physical address. The physical address is then used to address the cache
Index	N/A	The effective address is translated by the MMU to a physical address. It is implementation dependent whether the effective address or the translated physical address is used to index the cache. Assuming that the total cache size in bytes is CS, the associativity is A, and the number of bytes per tag is BPT, the following calculations give the fields of the address which specify the way and the index: OffsetBit $\leftarrow$ Log2(BPT) IndexBit $\leftarrow$ Log2(CS / A) WayBit $\leftarrow$ IndexBit + Ceiling(Log2(A)) Way $\leftarrow$ Addr <sub>WayBit-1IndexBit</sub> Index $\leftarrow$ Addr <sub>IndexBit-1OffsetBit</sub> For a direct-mapped cache, the Way calculation is ignored and the Index value fully specifies the cache tag. This is shown symbolically in the figure below.

### Table 3-26 Usage of Effective Address

### **Perform Cache Operation**

# CACHE

## Figure 3-2 Usage of Address Fields to Select Index and Way



A TLB Refill and TLB Invalid (both with cause code equal TLBL) exception can occur on any operation. For index operations (where the address is used to index the cache but need not match the cache tag) software should use unmapped addresses to avoid TLB exceptions. This instruction never causes TLB Modified exceptions nor TLB Refill exceptions with a cause code of TLBS, nor data Watch exceptions.

A Cache Error exception may occur as a byproduct of some operations performed by this instruction. For example, if a Writeback operation detects a cache or bus error during the processing of the operation, that error is reported via a Cache Error exception. Similarly, a Bus Error Exception may occur if a bus operation invoked by this instruction is terminated in an error.

An Address Error Exception (with cause code equal AdEL) may occur if the effective address references a portion of the kernel address space which would normally result in such an exception. It is implementation dependent whether such an exception does occur.

It is implementation dependent whether a data watch is triggered by a cache instruction whose address matches the Watch register address match conditions.

Bits [17:16] of the instruction specify the cache on which to perform the operation, as follows:

Code	Name	Cache
2#00	Ι	Primary Instruction
2#01	D	Primary Data or Unified Primary
2#10	Т	Tertiary
2#11	S	Secondary

Table 3-27 Encoding of Bits[17:16] of CACHE Instruction

Bits [20:18] of the instruction specify the operation to perform. To provide software with a consistent base of cache operations, certain encodings must be supported on all processors. The remaining encodings are recommended.

# **Perform Cache Operation**

# CACHE

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance
	Ι	Index Invalidate	Index	Set the state of the cache block at the specified index to invalid. This required encoding may be used by software to invalidate the entire instruction cache by stepping through all valid indices.	Required
2#000	D	Index Writeback Invalidate / Index Invalidate	Index	For a write-back cache: If the state of the cache block at the specified index is valid and dirty, write the block back to the memory address specified by the cache tag. After that operation is completed, set the state of the cache block to invalid. If the block is valid but not dirty, set the	Required
	S, T	Index Writeback Invalidate / Index Invalidate	Index	<ul><li>For a write-through cache: Set the state of the cache block at the specified index to invalid.</li><li>This required encoding may be used by software to invalidate the entire data cache by stepping through all valid indices. Note that Index Store Tag should be used to initialize the cache at powerup.</li></ul>	Optional
2#001	All	Index Load Tag	Index	Read the tag for the cache block at the specified index into the <i>TagLo</i> and <i>TagHi</i> Coprocessor 0 registers. If the <i>DataLo</i> and <i>DataHi</i> registers are implemented, also read the data corresponding to the byte index into the <i>DataLo</i> and <i>DataHi</i> registers. The granularity and alignment of the data read into the <i>DataLo</i> and <i>DataHi</i> registers is implementation-dependent, but is typically the result of an aligned access to the cache, ignoring the appropriate low-order bits of the byte index.	Recommended

Table 3-28 Encoding	of Bits [20.18] of th	e CACHE Instruction
Table 3-20 Encoung	01 Dits [20.10] 01 th	e CACHE Instruction

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance
2#010	All	Index Store Tag	Index	Write the tag for the cache block at the specified index from the <i>TagLo</i> and <i>TagHi</i> Coprocessor 0 registers. This required encoding may be used by software to initialize the entire instruction of data caches by stepping through all valid indices. Doing so requires that the <i>TagLo</i> and <i>TagHi</i> registers associated with the cache be initialized first.	Required
2#011	All	Implementation Dependent	Unspecified	Available for implementation-dependent operation.	Optional
2#100	I, D	Hit Invalidate	Address	If the cache block contains the specified address, set the state of the cache block to invalid. This required encoding may be used by software to invalidate a range of addresses	Required (Instruction Cache Encoding Only), Recommended otherwise
	S, T	Hit Invalidate	Address	from the instruction cache by stepping through the address range by the line size of the cache.	Optional
	Ι	Fill	Address	Fill the cache from the specified address.	Recommended
2#101	D	Hit Writeback Invalidate / Hit Invalidate	Address	For a write-back cache: If the cache block contains the specified address and it is valid and dirty, write the contents back to memory. After that operation is completed, set the state of the cache block to invalid. If the block is valid but not dirty, set the state of the block to	Required
	S, T	Hit Writeback Invalidate / Hit Invalidate	Address	<ul><li>invalid.</li><li>For a write-through cache: If the cache block contains the specified address, set the state of the cache block to invalid.</li><li>This required encoding may be used by software to invalidate a range of addresses from the data cache by stepping through the address range by the line size of the cache.</li></ul>	Optional

# Table 3-28 Encoding of Bits [20:18] of the CACHE Instruction

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance
2//110	D	Hit Writeback	Address	If the cache block contains the specified address and it is valid and dirty, write the contents back to memory. After the operation is	Recommended
2#110	S, T	Hit Writeback	Address	completed, leave the state of the line valid, but clear the dirty state. For a write-through cache, this operation may be treated as a nop.	Optional
2#111	I, D	Fetch and Lock	Address	If the cache does not contain the specified address, fill it from memory, performing a writeback if required, and set the state to valid and locked. If the cache already contains the specified address, set the state to locked. In set-associative or fully-associative caches, the way selected on a fill from memory is implementation dependent. The lock state may be cleared by executing an Index Invalidate, Index Writeback Invalidate, Hit Invalidate, or Hit Writeback Invalidate operation to the locked line, or via an Index Store Tag operation to the line that clears the lock bit. Note that clearing the lock state via Index Store Tag is dependent on the implementation-dependent cache tag and cache line organization, and that Index and Index Writeback Invalidate operations are dependent on cache line organization. Only Hit and Hit Writeback Invalidate operations are generally portable across implementations. It is implementation dependent whether a locked line. Software must not depend on the locked line. Software must not depend on the locked line if it were not locked. It is implementation dependent whether a locked line is displaced as the result of an external invalidate or intervention that hits on the locked line. Software must not depend on the locked line remaining in the cache if an external invalidate or intervention would invalidate the line if it were not locked. It is implementation dependent whether a Fetch and Lock operation affects more than one line. For example, more than one line around the referenced address may be fetched and locked. It is recommended that only the single line containing the referenced address be affected.	Recommended

# Table 3-28 Encoding of Bits [20:18] of the CACHE Instruction

I

# **Perform Cache Operation (cont.)**

## CACHE

### **Restrictions:**

The operation of this instruction is **UNDEFINED** for any operation/cache combination that is not implemented.

The operation of this instruction is **UNDEFINED** if the operation requires an address, and that address is uncacheable.

## **Operation:**

### **Exceptions:**

TLB Refill Exception. TLB Invalid Exception Coprocessor Unusable Exception Address Error Exception Cache Error Exception Bus Error Exception

31	26	25	21	20 1	6 15	11 10	6	5	0
CO	P1	c		0	C.	61		CEIL.L	
0100	001	II	mt	00000	fs	fd		001010	
6	i	:	5	5	5	5		6	
Forma	at: CEIL CEIL		fd, fs fd, fs					MIPS64 (MIPS MIPS64 (MIPS	

**CEIL.L.fmt** 

**Purpose:** 

To convert an FP value to 64-bit fixed point, rounding up

**Description:** fd  $\leftarrow$  convert\_and\_round(fs)

**Fixed Point Ceiling Convert to Long Fixed Point** 

The value in FPR *fs*, in format *fmt*, is converted to a value in 64-bit long fixed point format and rounding toward  $+\infty$  (rounding mode 2). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{63}$  to  $2^{63}$ -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, a d the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{63}$ -1, is written to *fd*.

## **Restrictions:**

The fields *fs* and *fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for long fixed point; if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

### **Operation:**

```
StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))
```

# Fixed Point Ceiling Convert to Long Fixed Point (cont.)

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Invalid Operation, Unimplemented Operation, Inexact, Overflow

# Floating Point Ceiling Convert to Word Fixed Point

**CEIL.W.fmt** 

31		26	25	21	20 16	15 11	10 6	5 0
	COP1			fmt	0	fs	fd	CEIL.W
	010001			IIIt	00000	15	10	001110
	6			5	5	5	5	6
	Format:	CEIL CEIL		fd, fs fd, fs				MIPS32 (MIPS II) MIPS32 (MIPS II)

### **Purpose:**

To convert an FP value to 32-bit fixed point, rounding up

**Description:** fd  $\leftarrow$  convert\_and\_round(fs)

The value in FPR *fs*, in format *fmt*, is converted to a value in 32-bit word fixed point format and rounding toward  $+\infty$  (rounding mode 2). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{31}$  to  $2^{31}$ -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{31}$ -1, is written to *fd*.

### **Restrictions:**

The fields *fs* and *fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for word fixed point; if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

### **Operation:**

StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## **Floating Point Exceptions:**

Invalid Operation, Unimplemented Operation, Inexact, Overflow
ve Control W	/ord Fi	rom Floating	g Point					CF
31	26	25	21 20	16	15	11	10	0
COP1		CF			C		0	
010001		00010		rt	fs		000 0000 0000	
6		5	I	5	5		11	

To copy a word from an FPU control register to a GPR

**Description:** rt  $\leftarrow$  FP\_Control[fs]

Copy the 32-bit word from FP (coprocessor 1) control register fs into GPR rt, sign-extending it to 64 bits.

#### **Restrictions:**

There are a few control registers defined for the floating point unit. The result is **UNPREDICTABLE** if *fs* specifies a register that does not exist.

#### **Operation:**

```
if fs = 0 then

temp \leftarrow FIR

elseif fs = 25 then

temp \leftarrow 0^{24} || FCSR<sub>31..25</sub> || FCSR<sub>23</sub>

elseif fs = 26 then

temp \leftarrow 0^{14} || FCSR<sub>17..12</sub> || 0<sup>5</sup> || FCSR<sub>6..2</sub> || 0<sup>2</sup>

elseif fs = 28 then

temp \leftarrow 0^{20} || FCSR<sub>11.7</sub> || 0<sup>4</sup> || FCSR<sub>24</sub> || FCSR<sub>1..0</sub>

elseif fs = 31 then

temp \leftarrow FCSR

else

temp \leftarrow UNPREDICTABLE

endif

GPR[rt] \leftarrow sign_extend(temp)
```

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## **Historical Information:**

For the MIPS I, II and III architectures, the contents of GPR *rt* are **UNPREDICTABLE** for the instruction immediately following CFC1.

MIPS V and MIPS32 introduced the three control registers that access portions of FCSR. These registers were not available in MIPS I, II, III, or IV.

31	26 25		21 20	16	15	11 10		(
COP2		CF			1		0	
010010		00010		rt	rd		000 0000 0000	
6	I	5		5	5	I	11	

To copy a word from a Coprocessor 2 control register to a GPR

**Description:** rt ← CCR[2,rd]

Copy the 32-bit word from Coprocessor 2 control register rd into GPR rt, sign-extending it to 64 bits.

## **Restrictions:**

The result is **UNPREDICTABLE** if *fs* specifies a register that does not exist.

## **Operation:**

temp ← CCR[2,rd]
GPR[rt] ← sign\_extend(temp)

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## **Count Leading Ones in Word**

31	26 25	21	20 16	15 11	10 6	5 0
SPECIAL2				hu	0	CLO
011100		rs	rt	rd	00000	100001
6		5	5	5	5	6
Format: CLG	) rd, rs					MIPS32

CLO

**Purpose:** 

To Count the number of leading ones in a word

**Description:** rd  $\leftarrow$  count\_leading\_ones rs

Bits 31..0 of GPR *rs* are scanned from most significant to least significant bit. The number of leading ones is counted and the result is written to GPR *rd*. If all of bits 31..0 were set in GPR *rs*, the result written to GPR *rd* is 32.

#### **Restrictions:**

To be compliant with the MIPS32 and MIPS64 Architecture, software must place the same GPR number in both the *rt* and *rd* fields of the instruction. The operation of the instruction is **UNPREDICTABLE** if the *rt* and *rd* fields of the instruction contain different values.

If GPR *rs* does not contain a sign-extended 32-bit value (bits 63..31 equal), then the results of the operation are **UNPREDICTABLE**.

#### **Operation:**

```
if NotWordValue(GPR[rs]) then
    UNPREDICTABLE
endif
temp ← 32
for i in 31 .. 0
    if GPR[rs]<sub>i</sub> = 0 then
        temp ← 31 - i
        break
    endif
endfor
GPR[rd] ← temp
```

#### **Exceptions:**

None

#### **Count Leading Zeros in Word**

31	26 25	21	20 16	15 1	1 10 6	5 0
SPECIAL2		12	at	ha	0	CLZ
011100		<b>.</b> 'S	rt	rd	00000	100000
6	·	5	5	5	5	6
Format: CL2	Z rd, rs					MIPS32

Purpose

Count the number of leading zeros in a word

**Description:** rd ← count\_leading\_zeros rs

Bits 31..0 of GPR *rs* are scanned from most significant to least significant bit. The number of leading zeros is counted and the result is written to GPR *rd*. If no bits were set in GPR *rs*, the result written to GPR *rt* is 32.

#### **Restrictions:**

To be compliant with the MIPS32 and MIPS64 Architecture, software must place the same GPR number in both the *rt* and *rd* fields of the instruction. The operation of the instruction is **UNPREDICTABLE** if the *rt* and *rd* fields of the instruction contain different values.

If GPR *rs* does not contain a sign-extended 32-bit value (bits 63..31 equal), then the results of the operation are **UNPREDICTABLE**.

#### **Operation:**

```
if NotWordValue(GPR[rs]) then
    UNPREDICTABLE
endif
temp ← 32
for i in 31 .. 0
    if GPR[rs]<sub>i</sub> = 1 then
        temp ← 31 - i
        break
    endif
endfor
GPR[rd] ← temp
```

#### **Exceptions:**

None

CLZ

## **Coprocessor Operation to Coprocessor 2**



**Purpose:** 

To performance an operation to Coprocessor 2

## Description: CoprocessorOperation(2, cofun)

An implementation-dependent operation is performance to Coprocessor 2, with the *cofun* value passed as an argument. The operation may specify and reference internal coprocessor registers, and may change the state of the coprocessor conditions, but does not modify state within the processor. Details of coprocessor operation and internal state are described in the documentation for each Coprocessor 2 implementation.

#### **Restrictions:**

#### **Operation:**

CoprocessorOperation(2, cofun)

#### **Exceptions:**

Coprocessor Unusable Reserved Instruction COP2

e Control W	ord to	Floating Po	int				C
31	26	25	21 20	16	15	11 10	(
COP1		СТ			C		0
010001		00110		rt	fs		000 0000 0000
6		5		5	5		11

To copy a word from a GPR to an FPU control register

**Description:** FP\_Control[fs] ← rt

Copy the low word from GPR rt into the FP (coprocessor 1) control register indicated by fs.

Writing to the floating point *Control/Status* register, the *FCSR*, causes the appropriate exception if any *Cause* bit and its corresponding *Enable* bit are both set. The register is written before the exception occurs. Writing to *FEXR* to set a cause bit whose enable bit is already set, or writing to *FENR* to set an enable bit whose cause bit is already set causes the appropriate exception. The register is written before the exception occurs.

#### **Restrictions:**

There are a few control registers defined for the floating point unit. The result is **UNPREDICTABLE** if *fs* specifies a register that does not exist.

## Move Control Word to Floating Point (cont.)

#### **Operation:**

```
temp \leftarrow GPR[rt]<sub>31..0</sub>
if fs = 25 then
    if temp_{31..8} \neq 0^{24} then
          UNPREDICTABLE
     else
          FCSR \leftarrow temp_{7..1} \mid \mid FCSR_{24} \mid \mid temp_{0} \mid \mid FCSR_{22..0}
     endif
elseif fs = 26 then
     if temp_{22..18} \neq 0 then
          UNPREDICTABLE
     else
          \texttt{FCSR} \leftarrow \texttt{FCSR}_{31..18} \mid \mid \texttt{temp}_{17..12} \mid \mid \texttt{FCSR}_{11..7} \mid \mid
          temp_{6..2} || FCSR_{1..0}
     endif
elseif fs = 28 then
     if temp_{22..18} \neq 0 then
          UNPREDICTABLE
     else
          \texttt{FCSR} \leftarrow \texttt{FCSR}_{31..25} \mid \mid \texttt{temp}_2 \mid \mid \texttt{FCSR}_{23..12} \mid \mid \texttt{temp}_{11..7}
          || FCSR_{6..2} || temp_{1..0}
     endif
elseif fs = 31 then
     if temp_{22,..18} \neq 0 then
          UNPREDICTABLE
     else
          FCSR \leftarrow temp
     endif
else
     UNPREDICTABLE
endif
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### **Floating Point Exceptions:**

Unimplemented Operation, Invalid Operation, Division-by-zero, Inexact, Overflow, Underflow

#### **Historical Information:**

For the MIPS I, II and III architectures, the contents of floating point control register *fs* are undefined for the instruction immediately following CTC1.

MIPS V and MIPS32 introduced the three control registers that access portions of FCSR. These registers were not available in MIPS I, II, III, or IV.

#### CTC1

## **Move Control Word to Coprocessor 2**

31	26 25	21	20 16	15 11	10 0	
COP2		CT	***	rd	0	]
010010	(	00110	rt	rd	000 0000 0000	
6		5	5	5	11	-

Format: CTC2 rt, rd

## **Purpose:**

To copy a word from a GPR to a Coprocessor 2 control register

**Description:** CCR[2,rd] ← rt

Copy the low word from GPR rt into the Coprocessor 2control register indicated by rd.

## **Restrictions:**

The result is **UNPREDICTABLE** if *rd* specifies a register that does not exist.

## **Operation:**

 $\begin{array}{l} \texttt{temp} \leftarrow \texttt{GPR[rt]}_{31..0} \\ \texttt{CCR[2,rd]} \leftarrow \texttt{temp} \end{array}$ 

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

**Description**,  $\operatorname{Cer}[2, \operatorname{Iu}] \subset \operatorname{Ie}$ 

CTC2

MIPS32

## **Floating Point Convert to Double Floating Point**

CVT.D.fmt

31		26	25	21	20	16	15	11	10	6	5	0
	COP1		£		0		£_		6.1		CVT.D	
	010001		fmt		00000	)	fs		fd		100001	
	6		5		5		5		5		6	
	Format:	CVT.	D.S fd, f D.W fd, f D.L fd, f	5							MIPS32 (MIP MIPS32 (MIP MIPS64 (MIPS	SI)

## **Purpose:**

To convert an FP or fixed point value to double FP

**Description:** fd  $\leftarrow$  convert\_and\_round(fs)

The value in FPR *fs*, in format *fmt*, is converted to a value in double floating point format and rounded according to the current rounding mode in *FCSR*. The result is placed in FPR *fd*. If *fmt* is S or W, then the operation is always exact.

#### **Restrictions:**

The fields *fs* and *fd* must specify valid FPRs—*fs* for type *fmt* and *fd* for double floating point—if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

#### **Operation:**

StoreFPR (fd, D, ConvertFmt(ValueFPR(fs, fmt), fmt, D))

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### **Floating Point Exceptions:**

Invalid Operation, Unimplemented Operation, Inexact

## **Floating Point Convert to Long Fixed Point**

CVT.L.fmt



**Purpose:** 

To convert an FP value to a 64-bit fixed point

**Description:** fd  $\leftarrow$  convert\_and\_round(fs)

Convert the value in format *fmt* in FPR *fs* to long fixed point format and round according to the current rounding mode in *FCSR*. The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{63}$  to  $2^{63}$ -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{63}$ -1, is written to *fd*.

#### **Restrictions:**

The fields *fs* and *fd* must specify valid FPRs—*fs* for type *fmt* and *fd* for long fixed point—if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

#### **Operation:**

StoreFPR (fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### **Floating Point Exceptions:**

Invalid Operation, Unimplemented Operation, Inexact, Overflow



To convert two FP values to a paired single value

**Description:**  $fd \leftarrow fs_{31..0} \mid \mid ft_{31..0}$ 

The single-precision values in FPR fs and ft are written into FPR fd as a paired-single value. The value in FPR fs is written into the upper half, and the value in FPR ft is written into the lower half.



CVT.PS.S is similar to PLL.PS, except that it expects operands of format S instead of PS.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

## **Restrictions:**

The fields *fs* and *ft* must specify FPRs valid for operands of type *S*; if they are not valid, the result is **UNPREDICT-ABLE**.

The operand must be a value in format *S*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

## Floating Point Convert Pair to Paired Single (cont.)

## CVT.PS.S

## **Operation:**

StoreFPR(fd, S, ValueFPR(fs,S) || ValueFPR(ft,S))

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## Floating Point Exceptions:

Invalid Operation, Unimplemented Operation

## **Floating Point Convert to Single Floating Point**

CVT.S.fmt

31		26	25	21	20	16 15	11	10	6 5	0
	COP1		£		0		£	£.1	CV	T.S
	010001		fmt		00000		fs	fd	100	000
	6		5		5		5	5	6	
	Format:	CVT.	S.D fd, f S.W fd, f S.L fd, f	s						: (MIPS I) : (MIPS I) MIPS III)

## **Purpose:**

To convert an FP or fixed point value to single FP

**Description:** fd  $\leftarrow$  convert\_and\_round(fs)

The value in FPR *fs*, in format *fmt*, is converted to a value in single floating point format and rounded according to the current rounding mode in *FCSR*. The result is placed in FPR *fd*.

#### **Restrictions:**

The fields *fs* and *fd* must specify valid FPRs—*fs* for type *fmt* and *fd* for single floating point. If they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

#### **Operation:**

StoreFPR(fd, S, ConvertFmt(ValueFPR(fs, fmt), fmt, S))

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## **Floating Point Exceptions:**

Invalid Operation, Unimplemented Operation, Inexact, Overflow, Underflow

31	26	25	21 20		16 15	11	10	6	5		0
COP1		fmt		0		C	61			CVT.S.PL	
010001		10110		00000		fs	fd			101000	
6		5		5		5	5			6	

## Floating Point Convert Pair Lower to Single Floating Point

Format: CVT.S.PL fd, fs

#### **Purpose:**

To convert one half of a paired single FP value to single FP

**Description:** fd  $\leftarrow$  convert\_and\_round(fs)

The lower paired single value in FPR *fs*, in format *PS*, is converted to a value in single floating point format and rounded according to the current rounding mode in *FCSR*. The result is placed in FPR *fd*. This instruction can be used to isolate the lower half of a paired single value.

## **Restrictions:**

The fields *fs* and *fd* must specify valid FPRs—*fs* for type *PS* and *fd* for single floating point. If they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *PS*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of CVT.S.PL is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

## **Operation:**

StoreFPR (fd, S, ConvertFmt(ValueFPR(fs, PS), PL, S))

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## **Floating Point Exceptions:**

Invalid Operation, Unimplemented Operation, Inexact, Overflow, Underflow

MIPS64<sup>™</sup> Architecture For Programmers Volume II, Revision 0.95

CVT.S.PL

MIPS64 (MIPS V)

31	26	25 21	20	16	15	11	10	6	5		0
COP1		fmt	0		C		61			CVT.S.PU	
01000	1	10110	00000		fs		fd			100000	
6		5	5	I	5		5			6	

# Format: CVT.S.PU fd, fs

## **Purpose:**

To convert one half of a paired single FP value to single FP

**Description:** fd  $\leftarrow$  convert\_and\_round(fs)

**Floating Point Convert Pair Upper to Single Floating Point** 

The upper paired single value in FPR *fs*, in format *PS*, is converted to a value in single floating point format and rounded according to the current rounding mode in *FCSR*. The result is placed in FPR *fd*. This instruction can be used to isolate the upper half of a paired single value.

#### **Restrictions:**

The fields *fs* and *fd* must specify valid FPRs—*fs* for type *PS* and *fd* for single floating point. If they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *PS*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of CVT.S.PU is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

#### **Operation:**

StoreFPR (fd, S, ConvertFmt(ValueFPR(fs, PS), PU, S))

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## **Floating Point Exceptions:**

Invalid Operation, Unimplemented Operation, Inexact, Overflow, Underflow

CVT.S.PU

MIPS64 (MIPS V)

## **Floating Point Convert to Word Fixed Point**

CVT.W.fmt



**Purpose:** 

To convert an FP value to 32-bit fixed point

**Description:** fd ← convert\_and\_round(fs)

The value in FPR *fs*, in format *fmt*, is converted to a value in 32-bit word fixed point format and rounded according to the current rounding mode in *FCSR*. The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{31}$  to  $2^{31}$ -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{31}$ -1, is written to *fd*.

#### **Restrictions:**

The fields *fs* and *fd* must specify valid FPRs—*fs* for type *fmt* and *fd* for word fixed point—if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

#### **Operation:**

StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### **Floating Point Exceptions:**

Invalid Operation, Unimplemented Operation, Inexact, Overflow

Doubleword Ac	ld						DADD
31	26	25 21	20 16	15 11	10 6	5	0
SPECIAI					0	DADD	
000000		rs	rt	rd	00000	101100	
6		5	5	5	5	6	
Format:	DADD	rd, rs, rt				MIPS64 (MIPS	S III)

To add 64-bit integers. If overflow occurs, then trap.

#### **Description:** $rd \leftarrow rs + rt$

The 64-bit doubleword value in GPR *rt* is added to the 64-bit value in GPR *rs* to produce a 64-bit result. If the addition results in 64-bit 2's complement arithmetic overflow, then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 64-bit result is placed into GPR *rd*.

#### **Restrictions:**

#### **Operation:**

```
\begin{array}{l} \mathsf{temp} \leftarrow (\texttt{GPR[rs]}_{63} | |\texttt{GPR[rs]}) + (\texttt{GPR[rt]}_{63} | |\texttt{GPR[rt]}) \\ \texttt{if} (\texttt{temp}_{64} \neq \texttt{temp}_{63}) \texttt{ then} \\ \texttt{SignalException}(\texttt{IntegerOverflow}) \\ \texttt{else} \\ \texttt{GPR[rd]} \leftarrow \texttt{temp}_{63..0} \\ \texttt{endif} \end{array}
```

#### **Exceptions:**

Integer Overflow, Reserved Instruction

#### **Programming Notes:**

DADDU performs the same arithmetic operation but does not trap on overflow.

Do	ubleword Add	d Imr	nediate		Ι	DADDI
	31	26	25 21	20 16	15	0
	DADDI 011000		rs	rt	immediate	
	6		5	5	16	
	Format:	DADD	I rt, rs, imme	diate	MIPS64 (MIPS	S III)

To add a constant to a 64-bit integer. If overflow occurs, then trap.

**Description:** rt  $\leftarrow$  rs + immediate

The 16-bit signed *immediate* is added to the 64-bit value in GPR *rs* to produce a 64-bit result. If the addition results in 64-bit 2's complement arithmetic overflow, then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 64-bit result is placed into GPR *rt*.

#### **Restrictions:**

#### **Operation:**

```
temp ← (GPR[rs]<sub>63</sub>||GPR[rs]) + sign_extend(immediate)
if (temp<sub>64</sub> ≠ temp<sub>63</sub>) then
    SignalException(IntegerOverflow)
else
    GPR[rd] ← temp<sub>63..0</sub>
endif
```

## **Exceptions:**

Integer Overflow, Reserved Instruction

## **Programming Notes:**

DADDIU performs the same arithmetic operation but does not trap on overflow.

## **Doubleword Add Immediate Unsigned**

	31 2	26 25	21	20 16	15 0	
	DADDIU		<b>r</b> c	t	immediate	
	011001		rs	rt I	minieurate	
_	6		5	5	16	

Format: DADDIU rt, rs, immediate

#### **Purpose:**

To add a constant to a 64-bit integer

#### **Description:** rt ← rs + immediate

The 16-bit signed *immediate* is added to the 64-bit value in GPR *rs* and the 64-bit arithmetic result is placed into GPR *rt*.

No Integer Overflow exception occurs under any circumstances.

## **Restrictions:**

#### **Operation:**

#### **Exceptions:**

**Reserved Instruction** 

#### **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 64-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

## DADDIU

MIPS64 (MIPS III)

## **Doubleword Add Unsigned**

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL	10	**t	rd	0	DADDU
	000000	rs	rt	rd	00000	101101
	6	5	5	5	5	6

DADDU

MIPS64 (MIPS III)

Format: DADDU rd, rs, rt

#### **Purpose:**

To add 64-bit integers

#### **Description:** $rd \leftarrow rs + rt$

The 64-bit doubleword value in GPR *rt* is added to the 64-bit value in GPR *rs* and the 64-bit arithmetic result is placed into GPR *rd*.

No Integer Overflow exception occurs under any circumstances.

## **Restrictions:**

#### **Operation:**

 $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$ 

## **Exceptions:**

**Reserved Instruction** 

#### **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 64-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

Count Leading Ones in Doubleword DCLO											
3	26	25 21	20 16	15 11	10 6	5 0					
	SPECIAL2				0	DCLO					
	011100	rs	rt	rd	00000	100101					
	6	5	5	5	5	6					
	Format: DCLO	rd, rs				MIPS64					

To count the number of leading ones in a doubleword

**Description:** rd  $\leftarrow$  count\_leading\_ones rs

The 64-bit word in GPR *rs* is scanned from most-significant to least-significant bit. The number of leading ones is counted and the result is written to GPR *rd*. If all 64 bits were set in GPR *rs*, the result written to GPR *rd* is 64.

#### **Restrictions:**

To be compliant with the MIPS32 and MIPS64 Architecture, software must place the same GPR number in both the *rt* and *rd* fields of the instruction. The operation of the instruction is **UNPREDICTABLE** if the *rt* and *rd* fields of the instruction contain different values.

#### **Operation:**

```
temp <- 64
for i in 63.. 0
    if GPR[rs]<sub>i</sub> = 1 then
        temp <- 63 - i
        break
    endif
endfor
GPR[rd] <- temp</pre>
```

#### **Exceptions:**

None

Count Leading Zeros in Doubleword DCLZ											
3	1 26	25 21	20 16	15 11	10 6	5 0					
	SPECIAL2		t	nd	0	DCLZ					
	011100	rs	rt	rd	00000	100100					
	6	5	5	5	5	6					
	Format: DCLZ	rd, rs				MIPS64					

To count the number of leading zeros in a doubleword

**Description:** rd  $\leftarrow$  count\_leading\_zeros rs

The 64-bit word in GPR *rs* is scanned from most significant to least significant bit. The number of leading zeros is counted and the result is written to GPR *rd*. If no bits were set in GPR *rs*, the result written to GPR *rd* is 64.

## **Restrictions:**

To be compliant with the MIPS32 and MIPS64 Architecture, software must place the same GPR number in both the *rt* and *rd* fields of the instruction. The operation of the instruction is **UNPREDICTABLE** if the *rt* and *rd* fields of the instruction contain different values.

#### **Operation:**

```
temp <- 64
for i in 63.. 0
    if GPR[rs]<sub>i</sub> = 0 then
        temp <- 63 - i
        break
    endif
endfor
GPR[rd] <- temp</pre>
```

#### **Exceptions:**

None

## **Doubleword Divide**

31	26 25	21	20 16	15 6	5 0
SPECIAL			t	0	DDIV
000000		rs	rt	00 0000 0000	011110
6		5	5	10	6
Format: DD	IV rs	s, rt			MIPS64 (MIPS III)

**Purpose:** 

To divide 64-bit signed integers

**Description:** (LO, HI)  $\leftarrow$  rs / rt

The 64-bit doubleword in GPR *rs* is divided by the 64-bit doubleword in GPR *rt*, treating both operands as signed values. The 64-bit quotient is placed into special register *LO* and the 64-bit remainder is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

If the divisor in GPR *rt* is zero, the arithmetic result value is UNPREDICTABLE.

#### **Operation:**

 $LO \leftarrow GPR[rs] div GPR[rt]$ HI  $\leftarrow GPR[rs] mod GPR[rt]$ 

#### **Exceptions:**

**Reserved Instruction** 

#### **Programming Notes:**

See "Programming Notes" for the DIV instruction.

#### **Historical Perspective:**

In MIPS III, if either of the two instructions preceding the divide is an MFHI or MFLO, the result of the MFHI or MFLO is **UNPREDICTABLE**. Reads of the HI or LO special register must be separated from subsequent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and MIPS32 and all subsequent levels of the architecture.

DDIV

## **Doubleword Divide Unsigned**

31	26	25 21	20 16	15 6	5 0
	SPECIAL	***	t	0	DDIVU
	000000	rs	rt	00 0000 0000	011111
	6	5	5	10	6

DDIVU

MIPS64 (MIPS III)

Format: DDIVU rs, rt

**Purpose:** 

To divide 64-bit unsigned integers

**Description:** (LO, HI)  $\leftarrow$  rs / rt

The 64-bit doubleword in GPR *rs* is divided by the 64-bit doubleword in GPR *rt*, treating both operands as unsigned values. The 64-bit quotient is placed into special register *LO* and the 64-bit remainder is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

If the divisor in GPR *rt* is zero, the arithmetic result value is undefined.

#### **Operation:**

```
\begin{array}{l} q \leftarrow (0 \ || \ GPR[rs]) \ div \ (0 \ || \ GPR[rt]) \\ r \leftarrow (0 \ || \ GPR[rs]) \ mod \ (0 \ || \ GPR[rt]) \\ LO \leftarrow q_{63..0} \\ HI \leftarrow r_{63..0} \end{array}
```

## **Exceptions:**

**Reserved Instruction** 

#### **Programming Notes:**

See "Programming Notes" for the DIV instruction.

#### **Historical Perspective:**

In MIPS III, if either of the two instructions preceding the divide is an MFHI or MFLO, the result of the MFHI or MFLO is UNPREDICTABLE. Reads of the HI or LO special register must be separated from subsequent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and MIPS32 and all subsequent levels of the architecture.

Debug Excep		DERET					
31	26 25	24		6	5		0
COP0	CO		0			DERET	
010000	1		000 0000 0000 0000 0000			011111	
6	1	1	19			6	
Format: DE	ERET					EJ	TAG

## Format: DERET

**Purpose:** 

To Return from a debug exception.

## **Description:**

DERET returns from Debug Mode and resumes non-debug execution at the instruction whose address is contained in the DEPC register. DERET does not execute the next instruction (i.e. it has no delay slot).

#### **Restrictions:**

A DERET placed between an LL and SC instruction does not cause the SC to fail.

If the DEPC register with the return address for the DERET was modified by an MTC0 or a DMTC0 instruction, a CP0 hazard hazard exists that must be removed via software insertion of the apporpriate number of SSNOP instructions.

The DERET instruction implements a software barrier for all changes in the CP0 state that could affect the fetch and decode of the instruction at the PC to which the DERET returns, such as changes to the effective ASID, user-mode state, and addressing mode.

This instruction is legal only if the processor is executing in Debug Mode. The operation of the processor is UNDE-FINED if a DERET is executed in the delay slot of a branch or jump instruction.

## **Debug Exception Return (cont.)**

## DERET

## **Operation:**

## **Exceptions:**

Coprocessor Unusable Exception Reserved Instruction Exception

Divide Wo	rd					DI
31	26	25 2	1 20 1	6 15	6	5 0
SP	ECIAL			0		DIV
0	00000	rs	rt	00 0000 0000		011010
	6	5	5	10		6
For	mat: DIV r	s, rt				MIPS32 (MIPS I)

To divide a 32-bit signed integers

**Description:** (LO, HI)  $\leftarrow$  rs / rt

The 32-bit word value in GPR *rs* is divided by the 32-bit value in GPR *rt*, treating both operands as signed values. The 32-bit quotient is sign-extended and placed into special register *LO* and the 32-bit remainder is sign-extended and placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

If either GPR *rt* or GPR *rs* does not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is **UNPREDICTABLE**.

If the divisor in GPR *rt* is zero, the arithmetic result value is UNPREDICTABLE.

#### **Operation:**

```
if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then

UNPREDICTABLE

endif

q \leftarrow GPR[rs]_{31..0} div GPR[rt]_{31..0}

LO \leftarrow sign_extend(q_{31..0})

r \leftarrow GPR[rs]_{31..0} mod GPR[rt]_{31..0}

HI \leftarrow sign_extend(r_{31..0})
```

#### **Exceptions:**

None

## **Divide Word (cont.)**

## **Programming Notes:**

No arithmetic exception occurs under any circumstances. If divide-by-zero or overflow conditions are detected and some action taken, then the divide instruction is typically followed by additional instructions to check for a zero divisor and/or for overflow. If the divide is asynchronous then the zero-divisor check can execute in parallel with the divide. The action taken on either divide-by-zero or overflow is either a convention within the program itself, or more typically within the system software; one possibility is to take a BREAK exception with a *code* field value to signal the problem to the system software.

As an example, the C programming language in a UNIX<sup>®</sup> environment expects division by zero to either terminate the program or execute a program-specified signal handler. C does not expect overflow to cause any exceptional condition. If the C compiler uses a divide instruction, it also emits code to test for a zero divisor and execute a BREAK instruction to inform the operating system if a zero is detected.

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

In some processors the integer divide operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the divide so that other instructions can execute in parallel.

## **Historical Perspective:**

In MIPS 1 through MIPS III, if either of the two instructions preceding the divide is an MFHI or MFLO, the result of the MFHI or MFLO is UNPREDICTABLE. Reads of the HI or LO special register must be separated from subsequent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and MIPS32 and all subsequent levels of the architecture.

## **Floating Point Divide**

31		26	25	21	20	16 15	11	10	6	5 0
	COP1		fmt		ft		fs	fd		DIV
	010001				It		18	Iu		000011
	6		4	5	5		5	5		6
	Format: Di		5 fd, f; 5 fd, f;							MIPS32 (MIPS I) MIPS32 (MIPS I)

#### **Purpose:**

To divide FP values

## **Description:** fd $\leftarrow$ fs / ft

The value in FPR *fs* is divided by the value in FPR *ft*. The result is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, and placed into FPR *fd*. The operands and result are values in format *fmt*.

#### **Restrictions:**

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRED**-ICABLE.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

#### **Operation:**

StoreFPR (fd, fmt, ValueFPR(fs, fmt) / ValueFPR(ft, fmt))

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### **Floating Point Exceptions:**

Inexact, Invalid Operation, Unimplemented Operation, Division-by-zero, Overflow, Underflow

ide Unsigneo	d Wor	d						D
31	26	25	21 20	16	15	6	5	0
SPECIAL	_				0		DIVU	
000000		rs		rt	00 0000 0000		011011	
6		5		5	10		6	

To divide a 32-bit unsigned integers

**Description:** (LO, HI)  $\leftarrow$  rs / rt

The 32-bit word value in GPR *rs* is divided by the 32-bit value in GPR *rt*, treating both operands as unsigned values. The 32-bit quotient is sign-extended and placed into special register *LO* and the 32-bit remainder is sign-extended and placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

If either GPR *rt* or GPR *rs* does not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is **UNPREDICTABLE**.

If the divisor in GPR rt is zero, the arithmetic result value is undefined.

#### **Operation:**

```
if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then

UndefinedResult()

endif

q \leftarrow (0 || GPR[rs]_{31..0}) \text{ div } (0 || GPR[rt]_{31..0})

r \leftarrow (0 || GPR[rs]_{31..0}) \text{ mod } (0 || GPR[rt]_{31..0})

L0 \leftarrow \text{sign_extend}(q_{31..0})

HI \leftarrow \text{sign_extend}(r_{31..0})
```

#### **Exceptions:**

None

#### **Programming Notes:**

See "Programming Notes" for the DIV instruction.

#### **Historical Perspective:**

In MIPS 1 through MIPS III, if either of the two instructions preceding the divide is an MFHI or MFLO, the result of the MFHI or MFLO is UNPREDICTABLE. Reads of the HI or LO special register must be separated from subsequent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and MIPS32 and all subsequent levels of the architecture.

## **Doubleword Move from Coprocessor 0**

31	26	25 21	20 16	15 11	10 3	2 0
	COP0	DMF		1	0	
	010000	00001	rt	rd	0000 0000	sel
	6	5	5	5	8	3
	Format: DMFC	0 rt, rd 0 rt, rd, sel				MIPS64 MIPS64

## **Purpose:**

To move the contents of a coprocessor 0 register to a general purpose register (GPR).

**Description:** rt  $\leftarrow$  CPR[0,rd,sel]

The contents of the coprocessor 0 register are loaded into GPR *rt*. Note that not all coprocessor 0 registers support the *sel* field. In those instances, the *sel* field must be zero.

## **Restrictions:**

The results are **UNPREDICTABLE** if coprocessor 0 does not contain a register as specified by *rd* and *sel*, or if the coprocessor 0 register specified by *rd* and *sel* is a 32-bit register.

## **Operation:**

datadoubleword ← CPR[0,rd,sel]
GPR[rt] ← datadoubleword

#### **Exceptions:**

Coprocessor Unusable Reserved Instruction **DMFC0** 

## **Doubleword Move from Floating Point**

31 26	25 21	20 16	15 11	10 0
COP1	DMF	**t	fe	0
010001	00001	11	IS	000 0000 0000
6	5	5	5	11

#### Format: DMFC1 rt,fs

#### **Purpose:**

To move a doubleword from an FPR to a GPR.

## $\textbf{Description:} \texttt{rt} \leftarrow \texttt{fs}$

The contents of FPR fs are loaded into GPR rt.

## **Restrictions:**

## **Operation:**

```
datadoubleword \leftarrow \texttt{ValueFPR(fs, UNINTERPRETED_DOUBLEWORD)} 
 <code>GPR[rt] \leftarrow datadoubleword</code>
```

## **Exceptions:**

Coprocessor Unusable

**Reserved Instruction** 

#### **Historical Information:**

For MIPS III, the contents of GPR *rt* are undefined for the instruction immediately following DMFC1.

## DMFC1

MIPS64 (MIPS III)
## **Doubleword Move from Coprocessor 2**

31	26	25 21	20 16	15 11	10 3	2 0
	COP2	DMF		1	0	1
	010010	00001	rt	rd	000 0000 0	sel
	6	5	5	5	8	3
	Format: DMFC DMFC	2 rt, rd 2, rt, rd,sel				MIPS64 MIPS64

# **Purpose:**

To move a doubleword from a coprocessor 2 register to a GPR.

**Description:** rt ← CPR[2, rd, sel]

The contents of the coprocessor 2 register specified by the *rd* and *sel* fields are loaded into GPR *rt*. Note that not all coprocessor 2 registers may support the *sel* field. In those instances, the *sel* field must be zero.

## **Restrictions:**

The results are **UNPREDICTABLE** if coprocessor 2 does not contain a register as specified by *rd* and *sel*, or if the coprocessor 2 register specified by *rd* and *sel* is a 32-bit register.

# **Operation:**

```
datadoubleword ← CPR[2,rd,sel]
GPR[rt] ← datadoubleword
```

#### **Exceptions:**

Coprocessor Unusable

**Reserved Instruction** 

DMFC2

## **Doubleword Move to Coprocessor 0**

31	26	25 21	20 16	15 11	10 3	2 0
	COP0	DMT		1	0	1
	010000	00101	rt	rd	0000 0000	sel
	6	5	5	5	8	3
	Format: DMTC	0 rt, rd 0 rt, rd, sel				MIPS64 MIPS64

**DMTC0** 

# **Purpose:**

To move a doubleword from a GPR to a coprocessor 0 register.

**Description:** CPR[0,rd,sel] ← rt

The contents of GPR *rt* are loaded into the coprocessor 0 register specified in the *rd* and *sel* fields. Note that not all coprocessor 0 registers support the *sel* field. In those instances, the *sel* field must be zero.

## **Restrictions:**

The results are **UNPREDICTABLE** if coprocessor 0 does not contain a register as specified by *rd* and *sel*, or if the coprocessor 0 register specified by *rd* and *sel* is a 32-bit register.

# **Operation:**

```
datadoubleword ← GPR[rt]
CPR[0,rd,sel] ← datadoubleword
```

#### **Exceptions:**

Coprocessor Unusable

## **Doubleword Move to Floating Point**

31	26	25 21	20 16	15 11	10 0
	COP1	DMT	et	fa	0
	010001	00101	rt	fs	000 0000 0000
	6	5	5	5	11
	Format: DMTC	l rt, fs			MIPS64 (MIPS III)

#### **Purpose:**

To copy a doubleword from a GPR to an FPR

#### **Description:** fs← rt

The doubleword contents of FPR fs are placed into FPR fs.

## **Restrictions:**

## **Operation:**

```
datadoubleword ← GPR[rt]
StoreFPR(fs, UNINTERPRETED_DOUBLEWORD, datadoubleword)
```

## **Exceptions:**

Coprocessor Unusable

**Reserved Instruction** 

## **Historical Information:**

For MIPS III, the contents of FPR fs are undefined for the instruction immediately following DMTC1.

# DMTC1

## **Doubleword Move to Coprocessor 2**

31	26	25 21	20 16	15 11	10 3	2 0
	COP2	DMT		1	0	
	010010	00101	rt	rd	0 0000 000	sel
	6	5	5	5	8	3
I	Format: DMTC DMTC	2 rt,rd 2 rt, rd, sel				MIPS64 MIPS64

DMTC2

# **Purpose:**

To move a doubleword from a GPR to a coprocessor 2 register.

## **Description:** $rd \leftarrow rt$

The contents of GPR *rt* are loaded into the coprocessor 2 register specified by the *rd* and *sel* fields. Note that not all coprocessor 2 registers may support the *sel* field. In those instances, the *sel* field must be zero.

# **Restrictions:**

The results are **UNPREDICTABLE** if coprocessor 2 does not contain a register as specified by *rd* and *sel*, or if the coprocessor 2 register specified by *rd* and *sel* is a 32-bit register.

# **Operation:**

```
datadoubleword ← GPR[rt]
CPR[2,rd,sel]← datadoubleword
```

## **Exceptions:**

Coprocessor Unusable

# **Doubleword Multiply**

31	26	25 21	20 16	15 6	5 0
	SPECIAL	***		0	DMULT
	000000	rs	rt	00 0000 0000	011100
	6	5	5	10	6

Format: DMULT rs, rt

**Purpose:** 

To multiply 64-bit signed integers

**Description:** (LO, HI)  $\leftarrow$  rs  $\times$  rt

The 64-bit doubleword value in GPR *rt* is multiplied by the 64-bit value in GPR *rs*, treating both operands as signed values, to produce a 128-bit result. The low-order 64-bit doubleword of the result is placed into special register *LO*, and the high-order 64-bit doubleword is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

#### **Operation:**

```
prod \leftarrow GPR[rs] \times GPR[rt]
L0 \leftarrow prod_{63..0}
HI \leftarrow prod_{127..64}
```

## **Exceptions:**

**Reserved Instruction** 

#### **Programming Notes:**

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

#### **Historical Perspective:**

In MIPS III, if either of the two instructions preceding the divide is an MFHI or MFLO, the result of the MFHI or MFLO is **UNPREDICTABLE**. Reads of the HI or LO special register must be separated from subsequent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and all subsequent levels of the architecture.

DMULT

MIPS64 (MIPS III)

# **Doubleword Multiply Unsigned**

31	26	25 21	20 16	15 6	5 0
S	SPECIAL			0	DMULTU
	000000	rs	rt	00 0000 0000	011101
	6	5	5	10	6

**DMULTU** 

MIPS64 (MIPS III)

Format: DMULTU rs, rt

**Purpose:** 

To multiply 64-bit unsigned integers

**Description:** (LO, HI)  $\leftarrow$  rs  $\times$  rt

The 64-bit doubleword value in GPR *rt* is multiplied by the 64-bit value in GPR *rs*, treating both operands as unsigned values, to produce a 128-bit result. The low-order 64-bit doubleword of the result is placed into special register *LO*, and the high-order 64-bit doubleword is placed into special register *HI*. No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

#### **Operation:**

```
prod \leftarrow (0 | |GPR[rs]) \times (0 | |GPR[rt])
L0 \leftarrow prod_{63..0}
HI \leftarrow prod_{127..64}
```

#### **Exceptions:**

Reserved Instruction

#### **Programming Notes:**

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

## **Historical Perspective:**

In MIPS III, if either of the two instructions preceding the divide is an MFHI or MFLO, the result of the MFHI or MFLO is UNPREDICTABLE. Reads of the HI or LO special register must be separated from subsequent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and all subsequent levels of the architecture.

_								
Do	ubleword Shift L	eft Logical						DSLL
	31 2	.6 25	21 20	16	15 11	10	5 5	0
	SPECIAL	0					DSLL	
	000000	00000		rt	rd	sa	111000	
	6	5		5	5	5	6	
	Format: DSI	L rd, rt, sa					MIPS64 (MIPS	III)

To execute a left-shift of a doubleword by a fixed amount—0 to 31 bits

# **Description:** rd $\leftarrow$ rt << sa

The 64-bit doubleword contents of GPR *rt* are shifted left, inserting zeros into the emptied bits; the result is placed in GPR *rd*. The bit-shift amount in the range 0 to 31 is specified by *sa*.

## **Restrictions:**

#### **Operation:**

s  $\leftarrow 0 \mid \mid$  sa GPR[rd]  $\leftarrow$  GPR[rt]<sub>(63-s)..0</sub>  $\mid \mid 0^{s}$ 

# **Exceptions:**

Do	oubleword Shift Left Logical Plus 32 DSLL32											
	31	26	25 21	20	16	15	11	10	5 5	0		
	SPECIAL		0			,				DSLL32		
	000000		00000	1	t	rd		sa		111100		
	6	I	5		5	5	I	5		6		
	Format: DS	SLL3:	2 rd, rt, s	a					MI	PS64 (MIPS III)		

To execute a left-shift of a doubleword by a fixed amount-32 to 63 bits

**Description:** rd  $\leftarrow$  rt << (sa+32)

The 64-bit doubleword contents of GPR *rt* are shifted left, inserting zeros into the emptied bits; the result is placed in GPR *rd*. The bit-shift amount in the range 0 to 31 is specified by *sa*.

## **Restrictions:**

#### **Operation:**

s  $\leftarrow 1 \mid \mid sa \mid /* 32+sa * /$ GPR[rd]  $\leftarrow$  GPR[rt]<sub>(63-s).0</sub>  $\mid \mid 0^{s}$ 

# **Exceptions:**

Do	Doubleword Shift Left Logical Variable DSLLV												LV		
	31	26	25	21	20		16 15	5	11	10	6	5		0	
	SPECIAL		rs			rt		rd		0			DSLLV		
	000000		15			It		rd		00000			010100		
	6		5			5		5		5			6		
	Format: DSLLV rd, rt, sa											MIPS	564 (MIF	PS III)	

To execute a left-shift of a doubleword by a variable number of bits

# **Description:** rd $\leftarrow$ rt << rs

The 64-bit doubleword contents of GPR *rt* are shifted left, inserting zeros into the emptied bits; the result is placed in GPR *rd*. The bit-shift amount in the range 0 to 63 is specified by the low-order 6 bits in GPR *rs*.

## **Restrictions:**

#### **Operation:**

s  $\leftarrow$  GPR[rs]<sub>5..0</sub> GPR[rd]  $\leftarrow$  GPR[rt]<sub>(63-s)..0</sub> || 0<sup>s</sup>

#### **Exceptions:**

Do	ubleword Shift	Right Arithme	tic				DSR	A
	31	26 25	21 2	20 16	5 15 11	10 6	5 0	
	SPECIAL	0		-4			DSRA	
	000000	00000		rt	rd	sa	111011	
	6	5	· ·	5	5	5	6	
	Format: DS	GRA rd, rt,	sa				MIPS64 (MIPS III)	

To execute an arithmetic right-shift of a doubleword by a fixed amount-0 to 31 bits

**Description:**  $rd \leftarrow rt >> sa$  (arithmetic)

The 64-bit doubleword contents of GPR *rt* are shifted right, duplicating the sign bit (63) into the emptied bits; the result is placed in GPR *rd*. The bit-shift amount in the range 0 to 31 is specified by *sa*.

## **Restrictions:**

#### **Operation:**

s  $\leftarrow 0 \mid \mid$  sa GPR[rd]  $\leftarrow (GPR[rt]_{63})^{s} \mid \mid GPR[rt]_{63..s}$ 

## **Exceptions:**

ıbleword Shift	t Rig	ght Arithme	tic P	lus 32								DS	SRA
31	26	25	21	20	16	15	11	10		6	5		0
SPECIAL		0				1						DSRA32	
000000		00000		rt		rd			sa			111111	
6		5		5		5			5			6	

To execute an arithmetic right-shift of a doubleword by a fixed amount—32 to 63 bits

**Description:**  $rd \leftarrow rt >> (sa+32)$  (arithmetic)

The doubleword contents of GPR rt are shifted right, duplicating the sign bit (63) into the emptied bits; the result is placed in GPR rd. The bit-shift amount in the range 32 to 63 is specified by sa+32.

## **Restrictions:**

#### **Operation:**

s  $\leftarrow 1 \mid \mid sa \mid / * 32+sa * /$ GPR[rd]  $\leftarrow (GPR[rt]_{63})^{s} \mid \mid GPR[rt]_{63..s}$ 

# **Exceptions:**

Dou	Doubleword Shift Right Arithmetic Variable DS										
	31	26	25 21	20 1	16 15	11	10 6	5 0			
ſ	SPECIAL						0	DSRAV			
	000000		rs	rt	rd		00000	010111			
L	6		5	5	5	1	5	6			
	Format: D	SRA	V rd, rt, sa					MIPS64 (MIPS III)			

To execute an arithmetic right-shift of a doubleword by a variable number of bits

**Description:** rd ← rt >> rs (arithmetic)

The doubleword contents of GPR *rt* are shifted right, duplicating the sign bit (63) into the emptied bits; the result is placed in GPR *rd*. The bit-shift amount in the range 0 to 63 is specified by the low-order 6 bits in GPR *rs*.

#### **Restrictions:**

#### **Operation:**

s  $\leftarrow$  GPR[rs]<sub>5..0</sub> GPR[rd]  $\leftarrow$  (GPR[rt]<sub>63</sub>)<sup>s</sup> || GPR[rt]<sub>63..s</sub>

## **Exceptions:**

Do	ubleword Shift Rig	ght Logical				DSRL
	31 26	25 21	20 16	15 11	10 6	5 0
[	SPECIAL	0				DSRL
	000000	00000	rt	rd	sa	111010
	6	5	5	5	5	6
	Format: DSRL	rd, rt, sa				MIPS64 (MIPS III)

To execute a logical right-shift of a doubleword by a fixed amount-0 to 31 bits

**Description:**  $rd \leftarrow rt >> sa$  (logical)

The doubleword contents of GPR *rt* are shifted right, inserting zeros into the emptied bits; the result is placed in GPR *rd*. The bit-shift amount in the range 0 to 31 is specified by *sa*.

## **Restrictions:**

#### **Operation:**

s  $\leftarrow 0 \mid \mid$  sa GPR[rd]  $\leftarrow 0^{s} \mid \mid \text{GPR[rt]}_{63..s}$ 

# **Exceptions:**

31	26	25	21 20	16	15	11 10	6	5 (
SPECI	IAL	0						DSRL32
0000	00	00000		rt	rd		sa	111110
6		5		5	5		5	6

To execute a logical right-shift of a doubleword by a fixed amount-32 to 63 bits

**Description:**  $rd \leftarrow rt >> (sa+32)$  (logical)

The 64-bit doubleword contents of GPR rt are shifted right, inserting zeros into the emptied bits; the result is placed in GPR rd. The bit-shift amount in the range 32 to 63 is specified by sa+32.

## **Restrictions:**

#### **Operation:**

s  $\leftarrow 1 \mid \mid$  sa /\* 32+sa \*/ GPR[rd]  $\leftarrow 0^{s} \mid \mid \text{GPR[rt]}_{63..s}$ 

# **Exceptions:**

Do	ubleword Shift	ght Logical Varia	ble						DSR	LV	
	31	26	25 21	20	16	15	11	10	65	0	
	SPECIAL		rs		rt	rd		0		DSRLV	
	000000		15	1	it.	Iu		00000		010110	
	6		5		5	5		5		6	
	Format: D	SRL	.V rd, rt, rs	3					MI	PS64 (MIPS III)	

To execute a logical right-shift of a doubleword by a variable number of bits

**Description:** rd ← rt >> rs (logical)

The 64-bit doubleword contents of GPR *rt* are shifted right, inserting zeros into the emptied bits; the result is placed in GPR *rd*. The bit-shift amount in the range 0 to 63 is specified by the low-order 6 bits in GPR *rs*.

## **Restrictions:**

#### **Operation:**

s  $\leftarrow$  GPR[rs]<sub>5..0</sub> GPR[rd]  $\leftarrow$  0<sup>s</sup> || GPR[rt]<sub>63..s</sub>

# **Exceptions:**

Do	ubleword Subt	ract						DSUB
	31	26	25 21	20 16	15 11	10 6	5	0
	SPECIAL 000000		rs	rt	rd	0 00000	DSUB 101110	
L	6		5	5	5	5	6	
	Format: D	SUB	rd, rs, rt				MIPS64 (MIP	S III)

To subtract 64-bit integers; trap on overflow

# **Description:** $rd \leftarrow rs - rt$

The 64-bit doubleword value in GPR *rt* is subtracted from the 64-bit value in GPR *rs* to produce a 64-bit result. If the subtraction results in 64-bit 2's complement arithmetic overflow, then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 64-bit result is placed into GPR *rd*.

## **Restrictions:**

## **Operation:**

```
\begin{array}{l} \mathsf{temp} \leftarrow (\texttt{GPR[rs]}_{63} | |\texttt{GPR[rs]}) - (\texttt{GPR[rt]}_{63} | |\texttt{GPR[rt]}) \\ \texttt{if} (\texttt{temp}_{64} \neq \texttt{temp}_{63}) \texttt{ then} \\ \texttt{SignalException}(\texttt{IntegerOverflow}) \\ \texttt{else} \\ \texttt{GPR[rd]} \leftarrow \texttt{temp}_{63..0} \\ \texttt{endif} \end{array}
```

## **Exceptions:**

Integer Overflow, Reserved Instruction

## **Programming Notes:**

DSUBU performs the same arithmetic operation but does not trap on overflow.

## **Doubleword Subtract Unsigned**

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL	**0		rd	0	DSUBU
000000	rs	п	rd	00000	101111
6	5	5	5	5	6

Format: DSUBU rd, rs, rt

#### **Purpose:**

To subtract 64-bit integers

#### **Description:** $rd \leftarrow rs - rt$

The 64-bit doubleword value in GPR *rt* is subtracted from the 64-bit value in GPR *rs* and the 64-bit arithmetic result is placed into GPR *rd*.

No Integer Overflow exception occurs under any circumstances.

#### **Restrictions:**

# **Operation: 64-bit processors**

GPR[rd] ← GPR[rs] - GPR[rt]

#### **Exceptions:**

**Reserved Instruction** 

## **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 64-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

**DSUBU** 

MIPS64 (MIPS III)

31	26 25	24 6	5	0
COP0	CO	0	ERET	
010000	) 1	000 0000 0000 0000 0000	011000	
6	1	19	6	

# Format: ERET

MIPS32

ERET

## **Purpose:**

To return from interrupt, exception, or error trap.

## **Description:**

ERET returns to the interrupted instruction at the completion of interrupt, exception, or error trap processing. ERET does not execute the next instruction (i.e., it has no delay slot).

## **Restrictions:**

The operation of the processor is **UNDEFINED** if an ERET is executed in the delay slot of a branch or jump instruction.

An ERET placed between an LL and SC instruction will always cause the SC to fail.

ERET implements a software barrier for all changes in the CP0 state that could affect the fetch and decode of the instruction at the PC to which the ERET returns, such as changes to the effective ASID, user-mode state, and addressing mode.

## **Operation:**

## **Exceptions:**

Coprocessor Unusable Exception

## **Floating Point Floor Convert to Long Fixed Point**

FLOOR.L.fmt

31		26	25	21	20 1	16 15	11	10 6	5 5		0
	COP1			fmt	0	fs		fd		FLOOR.L	
	010001			IIIIt	00000	18		Id		001011	
	6			5	5	5		5		6	
	Format:			fd, fs fd, fs						IPS64 (MIPS I IPS64 (MIPS I	-

#### **Purpose:**

To convert an FP value to 64-bit fixed point, rounding down

**Description:** fd  $\leftarrow$  convert\_and\_round(fs)

The value in FPR *fs*, in format *fmt*, is converted to a value in 64-bit long fixed point format and rounded toward  $-\infty$  (rounding mode 3). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{63}$  to  $2^{63}$ -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation Enable bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{63}$ -1, is written to *fd*.

## **Restrictions:**

The fields *fs* and *fd* must specify valid FPRs—*fs* for type *fmt* and *fd* for long fixed point—if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

#### **Operation:**

```
StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))
```

# Floating Point Floor Convert to Long Fixed Point (cont.)

# FLOOR.L.fmt

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Invalid Operation, Unimplemented Operation, Inexact, Overflow

31	26	25	21 20	16	15	11	10	6	5	0
COI	21	frat		0	fa		fJ		FLOOR.W	
0100	01	fmt	00	000	fs		fd		001111	
6		5		5	5		5		6	
Forma		R.W.S fd, R.W.D fd,							MIPS32 (MIPS MIPS32 (MIPS	

To convert an FP value to 32-bit fixed point, rounding down

**Description:** fd  $\leftarrow$  convert\_and\_round(fs)

**Floating Point Floor Convert to Word Fixed Point** 

The value in FPR *fs*, in format *fmt*, is converted to a value in 32-bit word fixed point format and rounded toward  $-\infty$  (rounding mode 3). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{31}$  to  $2^{31}$ -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{31}$ -1, is written to *fd*.

## **Restrictions:**

The fields *fs* and *fd* must specify valid FPRs—*fs* for type *fmt* and *fd* for word fixed point—if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

#### **Operation:**

```
StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))
```

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### **Floating Point Exceptions:**

Invalid Operation, Unimplemented Operation, Inexact, Overflow

FLOOR.W.fmt



To branch within the current 256 MB-aligned region

#### **Description:**

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB-aligned region. The low 28 bits of the target address is the *instr\_index* field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

## **Operation:**

```
I:
I+1:PC \leftarrow PC<sub>GPRLEN.28</sub> || instr_index || 0<sup>2</sup>
```

## **Exceptions:**

None

#### **Programming Notes:**

Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch from anywhere in the region to anywhere in the region, an action not allowed by a signed relative offset.

This definition creates the following boundary case: When the jump instruction is in the last word of a 256 MB region, it can branch only to the following 256 MB region containing the branch delay slot.

## Jump and Link



Purpose:

To execute a procedure call within the current 256 MB-aligned region

#### **Description:**

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, at which location execution continues after a procedure call.

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB-aligned region. The low 28 bits of the target address is the *instr\_index* field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

## **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

#### **Operation:**

I: GPR[31]  $\leftarrow$  PC + 8 I+1:PC  $\leftarrow$  PC<sub>GPRLEN.28</sub> || instr\_index || 0<sup>2</sup>

#### **Exceptions:**

None

#### **Programming Notes:**

Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch from anywhere in the region to anywhere in the region, an action not allowed by a signed relative offset.

This definition creates the following boundary case: When the branch instruction is in the last word of a 256 MB region, it can branch only to the following 256 MB region containing the branch delay slot.

JAL

## Jump and Link Register

31	26	25	21	20	16	5 15	11	10	6	5	0
SPECIAI			20		0		rd	hint		JALR	
000000		1	<b>.</b> 'S	(	00000		Iu	IIIIIt		001001	
6			5		5	-	5	5		6	
Format:		rs (rd rd, rs		mplie	d)					MIPS32 (MI) MIPS32 (MI)	

#### **Purpose:**

To execute a procedure call to an instruction address in a register

**Description:** rd  $\leftarrow$  return\_addr, PC  $\leftarrow$  rs

Place the return address link in GPR *rd*. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

For processors that do not implement the MIPS16 ASE:

• Jump to the effective target address in GPR *rs*. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

For processors that do implement the MIPS16 ASE:

• Jump to the effective target address in GPR *rs*. Set the *ISA Mode* bit to the value in GPR *rs* bit 0. Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one

At this time the only defined hint field value is 0, which sets default handling of JALR. Future versions of the architecture may define additional hint values.

#### **Restrictions:**

Register specifiers *rs* and *rd* must not be equal, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is undefined. This restriction permits an exception handler to resume execution by reexecuting the branch when an exception occurs in the branch delay slot.

The effective target address in GPR *rs* must be naturally-aligned. For processors that do not implement the MIPS16 ASE, if either of the two least-significant bits are not zero, an Address Error exception occurs when the branch target is subsequently fetched as an instruction. For processors that do implement the MIPS16 ASE, if bit 0 is zero and bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

## Jump and Link Register, cont.

# **Operation:**

```
I: temp \leftarrow GPR[rs]
GPR[rd] \leftarrow PC + 8
I+1:if Config1<sub>CA</sub> = 0 then
PC \leftarrow temp
else
PC \leftarrow temp<sub>GPRLEN-1..1</sub> || 0
ISAMode \leftarrow temp<sub>0</sub>
endif
```

# **Exceptions:**

None

## **Programming Notes:**

This is the only branch-and-link instruction that can select a register for the return link; all other link instructions use GPR 31. The default register for GPR *rd*, if omitted in the assembly language instruction, is GPR 31.

#### JALR

mp Regist	er									JI
31	26	25	21	20		11	10	6	5	0
SPEC	CIAL				0				JR	
000	0000		rs		00 0000 0000		hint		001000	
	6		5		10		5		6	
Form	at: JR	rs							MIPS32 (MI	PS I)

To execute a branch to an instruction address in a register

# **Description:** PC $\leftarrow$ rs

Jump to the effective target address in GPR *rs*. Execute the instruction following the jump, in the branch delay slot, before jumping.

For processors that implement the MIPS16 ASE, set the *ISA Mode* bit to the value in GPR *rs* bit 0. Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one

#### **Restrictions:**

The effective target address in GPR *rs* must be naturally-aligned. For processors that do not implement the MIPS16 ASE, if either of the two least-significant bits are not zero, an Address Error exception occurs when the branch target is subsequently fetched as an instruction. For processors that do implement the MIPS16 ASE, if bit 0 is zero and bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

At this time the only defined hint field value is 0, which sets default handling of JR. Future versions of the architecture may define additional hint values.

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

#### **Operation:**

```
I: temp \leftarrow GPR[rs]
I+1:if Config1<sub>CA</sub> = 0 then
        PC \leftarrow temp
    else
        PC \leftarrow temp<sub>GPRLEN-1..1</sub> || 0
        ISAMode \leftarrow temp<sub>0</sub>
    endif
```

#### **Exceptions:**

None

# Jump Register, cont.

## **Programming Notes:**

Software should use the value 31 for the *rs* field of the instruction word on return from a JAL, JALR, or BGEZAL, and should use a value other than 31 for remaining uses of JR.



To load a byte from memory as a signed value

**Description:** rt ← memory[base+offset]

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, sign-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

#### **Restrictions:**

None

## **Operation:**

## **Exceptions:**

TLB Refill, TLB Invalid, Address Error

#### Load Byte Unsigned LBU 31 26 25 21 20 16 15 0 LBU base rt offset 100100 5 5 6 16 Format: LBU rt, offset(base) MIPS32 (MIPS I)

#### **Purpose:**

To load a byte from memory as an unsigned value

**Description:** rt ← memory[base+offset]

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

#### **Restrictions:**

None

#### **Operation:**

#### **Exceptions:**

TLB Refill, TLB Invalid, Address Error



To load a doubleword from memory

**Description:** rt ← memory[base+offset]

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

## **Restrictions:**

The effective address must be naturally-aligned. If any of the 3 least-significant bits of the address is non-zero, an Address Error exception occurs.

## **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>2..0</sub> ≠ 0<sup>3</sup> then
   SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memdoubleword← LoadMemory (CCA, DOUBLEWORD, pAddr, vAddr, DATA)
GPR[rt] ← memdoubleword
```

## **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error, Reserved Instruction

## Load Doubleword to Floating Point

31 2	26 25 2	1 20 16	15 0
LDC1	base	ft	offset
110101	base	п	onset
6	5	5	16

Format: LDC1 ft, offset(base)

**Purpose:** 

To load a doubleword from memory to an FPR

**Description:** ft ← memory[base+offset]

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in FPR *ft*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

## **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>2..0</sub>  $\neq$  0 (not doubleword-aligned).

#### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>2..0</sub> ≠ 0<sup>3</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memdoubleword ← LoadMemory(CCA, DOUBLEWORD, pAddr, vAddr, DATA)
StoreFPR(ft, UNINTERPRETED_DOUBLEWORD, memdoubleword)
```

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, Address Error

LDC1

MIPS32 (MIPS II)

# Load Doubleword to Coprocessor 2

31	26	25 21	20 16	15	0
]	LDC2	base	**t	offset	
1	10110	Dase	rt	Uliset	
	6	5	5	16	

LDC2

MIPS32

Format: LDC2 rt, offset(base)

#### **Purpose:**

To load a doubleword from memory to a Coprocessor 2 register

**Description:** rt ← memory[base+offset]

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in Coprocessor 2 register *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

#### **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>2.0</sub>  $\neq$  0 (not doubleword-aligned).

#### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>2..0</sub> ≠ 0<sup>3</sup> then SignalException(AddressError) endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memdoubleword ← LoadMemory(CCA, DOUBLEWORD, pAddr, vAddr, DATA)
CPR[2,rt,0] ← memdoubleword
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, Address Error



To load the most-significant part of a doubleword from an unaligned memory address

**Description:** rt ← rt MERGE memory[base+offset]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the most-significant of 8 consecutive bytes forming a doubleword (*DW*) in memory, starting at an arbitrary byte boundary.

A part of *DW*, the most-significant 1 to 8 bytes, is in the aligned doubleword containing *EffAddr*. This part of *DW* is loaded appropriately into the most-significant (left) part of GPR *rt*, leaving the remainder of GPR *rt* unchanged.



#### Figure 3-3 Unaligned Doubleword Load Using LDL and LDR

Figure 3-3 illustrates this operation for big-endian byte ordering. The 8 consecutive bytes in 2..9 form an unaligned doubleword starting at location 2. A part of DW, 6 bytes, is located in the aligned doubleword starting with the most-significant byte at 2. LDL first loads these 6 bytes into the left part of the destination register and leaves the remainder of the destination unchanged. The complementary LDR next loads the remainder of the unaligned doubleword.

## Load Doubleword Left (cont.)

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned doubleword—the low 3 bits of the address (vAddr2..0)—and the current byte-ordering mode of the processor (big- or little-endian). Figure 3-4 shows the bytes loaded for every combination of offset and byte ordering.

	Memory contents and byte offsets (vAddr20)												Initial contents of								
	m	ost	<u> </u>	signif	icance	e —	least				Destination Register										
	0	1	2	3	4	5	6	7	←big-endian	m	ost	— s	ignif	icanc	e —	le	ast				
	Ι	J	K	L	М	Ν	0	Р	]	a	b	c	d	e	f	g	h				
	7	6	5	4	3	2	1	0	$\leftarrow$ little-endian	n offset											
1			Des	stinati	on re	gistei	cont	ents a	after instruction	ı (sh	aded	is u	ıchaı	nged)	)						
		В	ig-en	dian ł	oyte o	rderi	ng		vAddr <sub>20</sub>		Litt	le-en	dian	byte	orde	ring					
	Ι	J	Κ	L	М	Ν	0	Р	0	Р	b	с	d	e	f	g	h				
	J	Κ	L	М	Ν	0	Р	h	1	0	Р	с	d	e	f	g	h				
	K	L	М	Ν	0	Р	g	h	2	Ν	0	Р	d	e	f	g	h				
	L	М	Ν	0	Р	f	g	h	3	Μ	Ν	0	Р	e	f	g	h				
	М	Ν	0	Р	e	f	g	h	4	L	Μ	Ν	0	Р	f	g	h				
	Ν	0	Р	d	e	f	g	h	5	Κ	L	М	Ν	0	Р	g	h				
	0	Р	с	d	e	f	g	h	6	J	Κ	L	Μ	Ν	0	Р	h				
	Р	b	с	d	e	f	g	h	7	Ι	J	Κ	L	М	Ν	0	Р				

Figure 3-4 Bytes Loaded by LDL Instruction

#### **Restrictions:**

#### **Operation:**

## **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error, Reserved Instruction



To load the least-significant part of a doubleword from an unaligned memory address

**Description:** rt ← rt MERGE memory[base+offset]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the least-significant of 8 consecutive bytes forming a doubleword (*DW*) in memory, starting at an arbitrary byte boundary.

A part of *DW*, the least-significant 1 to 8 bytes, is in the aligned doubleword containing *EffAddr*. This part of *DW* is loaded appropriately into the least-significant (right) part of GPR *rt* leaving the remainder of GPR *rt* unchanged.

Figure 3-5 illustrates this operation for big-endian byte ordering. The 8 consecutive bytes in 2..9 form an unaligned doubleword starting at location 2. Two bytes of the DW are located in the aligned doubleword containing the least-significant byte at 9. LDR first loads these 2 bytes into the right part of the destination register, and leaves the remainder of the destination unchanged. The complementary LDL next loads the remainder of the unaligned doubleword.

Figure 3-5 Unaligned Doubleword Load Using LDR and LDL



# Load Doubleword Right (cont.)

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned doubleword—the low 3 bits of the address (vAddr2..0)—and the current byte-ordering mode of the processor (big- or little-endian).

Figure 3-6 shows the bytes loaded for every combination of offset and byte ordering.

# Figure 3-6 Bytes Loaded by LDR Instruction

Memory contents and byte offsets $(vAddr_{20})$										Initial contents of									
most — significance — least										Destination Register									
0	$1  2  3  4  5  6  7 \leftarrow \text{big-endian}$								most — significance — least										
Ι	J	Κ	L	Μ	Ν	0	Р		а	b	с	d	e	f	g	h			
7	6	5	4	3	2	1	0	$\leftarrow$ little-endiar	n offs	set									
Destination register contents after instruction (shaded is unchanged)																			
Big-endian byte ordering vAdd										Litt	le-en	dian	byte	orde	ring				
a	b	с	d	e	f	g	Ι	0	Ι	J	K	L	Μ	Ν	0	Р			
a	b	с	d	e	f	Ι	J	1	а	Ι	J	K	L	М	Ν	0			
a	b	с	d	e	Ι	J	Κ	2	а	b	Ι	J	Κ	L	М	Ν			
a	b	с	d	Ι	J	Κ	L	3	а	b	с	Ι	J	Κ	L	Μ			
a	b	с	Ι	J	K	L	Μ	4	а	b	с	d	Ι	J	Κ	L			
a	b	Ι	J	K	L	Μ	Ν	5	а	b	с	d	e	Ι	J	K			
a	Ι	J	Κ	L	М	Ν	0	6	а	b	с	d	e	f	Ι	J			
Ι	J	K	L	М	Ν	0	Р	7	а	b	с	d	e	f	g	Ι			

**Restrictions:**
## Load Doubleword Right (cont.)

# **Operation: 64-bit processors**

## **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error, Reserved Instruction

Load Double	word Inc	dexed to Floating	g Point			LDXC1
31	26	25 21	20 16	15 11	10 6	5 0
COF	P1X	1		0	61	LDXC1
010	011	base	index	00000	fd	000001
6		5	5	5	5	6
Forma	nt: LDX(	Cl fd, index(b	ase)			MIPS64 (MIPS IV)

To load a doubleword from memory to an FPR (GPR+GPR addressing)

**Description:** fd  $\leftarrow$  memory[base+index]

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in FPR *fd*. The contents of GPR *index* and GPR *base* are added to form the effective address.

## **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>2..0</sub>  $\neq$  0 (not doubleword-aligned).

## **Operation:**

```
vAddr \leftarrow GPR[base] + GPR[index]
if vAddr_{2...0} \neq 0^3 then SignalException(AddressError) endif
(pAddr, CCA) \leftarrow AddressTranslation (vAddr, DATA, LOAD)
memdoubleword \leftarrow LoadMemory(CCA, DOUBLEWORD, pAddr, vAddr, DATA)
StoreFPR (fd, UNINTERPRETED_DOUBLEWORD, memdoubleword)
```

## **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Coprocessor Unusable



To load a halfword from memory as a signed value

**Description:** rt ← memory[base+offset]

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, sign-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

## **Restrictions:**

The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

#### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>0</sub> ≠ 0 then
   SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor (ReverseEndian<sup>2</sup> || 0))
memdoubleword ← LoadMemory (CCA, HALFWORD, pAddr, vAddr, DATA)
byte ← vAddr<sub>2..0</sub> xor (BigEndianCPU<sup>2</sup> || 0)
GPR[rt] ← sign_extend(memdoubleword<sub>15+8*byte..8*byte</sub>)
```

## **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error



To load a halfword from memory as an unsigned value

**Description:** rt ← memory[base+offset]

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

## **Restrictions:**

The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

#### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>0</sub> ≠ 0 then
   SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor (ReverseEndian<sup>2</sup> || 0))
memdoubleword ← LoadMemory (CCA, HALFWORD, pAddr, vAddr, DATA)
byte ← vAddr<sub>2..0</sub> xor (BigEndianCPU<sup>2</sup> || 0)
GPR[rt] ← zero_extend(memdoubleword<sub>15+8*byte..8*byte</sub>)
```

## **Exceptions:**

TLB Refill, TLB Invalid, Address Error

## Load Linked Word

2	31 26	25 21	20 16	15 0
	LL 110000	base	rt	offset
	6	5	5	16

Format: LL rt, offset(base)

MIPS32 (MIPS II)

LL

#### **Purpose:**

To load a word from memory for an atomic read-modify-write

**Description:** rt ← memory[base+offset]

The LL and SC instructions provide the primitives to implement atomic read-modify-write (RMW) operations for cached memory locations.

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address. The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, sign-extended to the GPR register length if necessary, and written into GPR *rt*.

This begins a RMW sequence on the current processor. There can be only one active RMW sequence per processor.

When an LL is executed it starts an active RMW sequence replacing any other sequence that was active.

The RMW sequence is completed by a subsequent SC instruction that either completes the RMW sequence atomically and succeeds, or does not and fails.

Executing LL on one processor does not cause an action that, by itself, causes an SC for the same block to fail on another processor.

An execution of LL does not have to be followed by execution of SC; a program is free to abandon the RMW sequence without attempting a write.

#### **Restrictions:**

The addressed location must be cached; if it is not, the result is undefined.

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the effective address is non-zero, an Address Error exception occurs.

#### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
   SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor (ReverseEndian || 0<sup>2</sup>))
memdoubleword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
byte ← vAddr<sub>2..0</sub> xor (BigEndianCPU || 0<sup>2</sup>)
GPR[rt] ← sign_extend(memdoubleword<sub>31+8*byte..8*byte</sub>)
LLbit ← 1
```

# Load Linked Word (cont.)

# **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Reserved Instruction

# **Programming Notes:**

There is no Load Linked Word Unsigned operation corresponding to Load Word Unsigned.

LL

# Load Linked Doubleword

31	26	25 21	20 16	15 0
	LLD	hasa	t	offset
	110100	base	rt	onset
	6	5	5	16

Format: LLD rt, offset(base)

MIPS64 (MIPS III)

LLD

#### **Purpose:**

To load a doubleword from memory for an atomic read-modify-write

**Description:** rt ← memory[base+offset]

The LLD and SCD instructions provide primitives to implement atomic read-modify-write (RMW) operations for cached memory locations.

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address. The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and written into GPR *rt*.

This begins a RMW sequence on the current processor. There can be only one active RMW sequence per processor.

When an LLD is executed it starts the active RMW sequence and replaces any other sequence that was active.

The RMW sequence is completed by a subsequent SCD instruction that either completes the RMW sequence atomically and succeeds, or does not complete and fails.

Executing LLD on one processor does not cause an action that, by itself, would cause an SCD for the same block to fail on another processor.

An execution of LLD does not have to be followed by execution of SCD; a program is free to abandon the RMW sequence without attempting a write.

#### **Restrictions:**

The addressed location must be cached; if it is not, the result is undefined.

The effective address must be naturally-aligned. If any of the 3 least-significant bits of the effective address is non-zero, an Address Error exception occurs.

#### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>2..0</sub> ≠ 0<sup>3</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memdoubleword ← LoadMemory (CCA, DOUBLEWORD, pAddr, vAddr, DATA)
GPR[rt] ← memdoubleword
LLbit ← 1
```

# Load Linked Doubleword (cont.)

# **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Reserved Instruction

# Load Upper Immediate

31	26	25 21	20 16	15 0	
LUI		0		immediate	
001111		00000	п	Inimediate	
6		5	5	16	, ,

Format: LUI rt, immediate

MIPS32 (MIPS I)

LUI

## **Purpose:**

To load a constant into the upper half of a word

**Description:** rt  $\leftarrow$  immediate || 0<sup>16</sup>

The 16-bit *immediate* is shifted left 16 bits and concatenated with 16 bits of low-order zeros. The 32-bit result is sign-extended and placed into GPR *rt*.

#### **Restrictions:**

None

## **Operation:**

 $GPR[rt] \leftarrow sign\_extend(immediate || 0^{16})$ 

## **Exceptions:**

None

d Doublewo	ord Inc	lexed Unali	gned	to Fl	oating Poi	nt								LUX
31	26	25	21	20	10	5 15		11	10		6	5		0
COP1X	[						0						LUXCI	
010011		base	base	index	index		00000			fd			000101	
6		5			5		5			5			6	

To load a doubleword from memory to an FPR (GPR+GPR addressing), ignoring alignment

**Description:** fd ← memory[(base+index)<sub>PSIZE-1..3</sub>]

The contents of the 64-bit doubleword at the memory location specified by the effective address are fetched and placed into the low word of coprocessor 1 general register fd. The contents of GPR *index* and GPR *base* are added to form the effective address. The effective address is doubleword-aligned; EffectiveAddress<sub>2.0</sub> are ignored.

### **Restrictions:**

The result of this instruction is undefined if the processor is executing in 16 FP registers mode.

## **Operation:**

```
vAddr \leftarrow (GPR[base]+GPR[index])_{63..3} || 0^{3}
(pAddr, CCA) \leftarrow AddressTranslation(vaddr, DATA, LOAD)
memdoubleword \leftarrow LoadMemory(CCA, DOUBLEWORD, pAddr, vAddr, DATA)
StoreFPR(ft, UNINTERPRETED, memdoubleword)
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified



To load a word from memory as a signed value

**Description:** rt ← memory[base+offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, sign-extended to the GPR register length if necessary, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

#### **Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

#### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA)← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor (ReverseEndian || 0<sup>2</sup>))
memdoubleword← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
byte ← vAddr<sub>2..0</sub> xor (BigEndianCPU || 0<sup>2</sup>)
GPR[rt]← sign_extend(memdoubleword<sub>31+8*byte..8*byte</sub>)
```

## **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error



To load a word from memory to an FPR

**Description:** ft ← memory[base+offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and placed into the low word of coprocessor 1 general register *ft*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

#### **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>1 0</sub>  $\neq$  0 (not word-aligned).

#### **Operation:**

```
/* mem is aligned 64 bits from memory. Pick out correct bytes. */
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor (ReverseEndian || 0<sup>2</sup>))
memdoubleword ← LoadMemory(CCA, WORD, pAddr, vAddr, DATA)
bytesel ← vAddr<sub>2..0</sub> xor (BigEndianCPU || 0<sup>2</sup>)
StoreFPR(ft, UNINTERPRETED_WORD,
    sign_extend(memdoubleword<sub>31+8*bytesel..8*bytesel</sub>))
```

#### **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Coprocessor Unusable



To load a word from memory to a COP2 register

**Description:** rt ← memory[base+offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and placed into the low word of COP2 (Coprocessor 2) general register *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

#### **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>1.0</sub>  $\neq$  0 (not word-aligned).

## **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>12..0</sub> ≠ 0<sup>2</sup> then
   SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor (ReverseEndian || 0<sup>2</sup>))
memdoubleword ← LoadMemory(CCA, DOUBLEWORD, pAddr, vAddr, DATA)
bytesel ← vAddr<sub>2..0</sub> xor (BigEndianCPU || 0<sup>2</sup>)
CPR[2,rt,0] ← sign_extend(memdoubleword<sub>31+8*bytesel..8*bytesel</sub>)
```

## **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Coprocessor Unusable



To load the most-significant part of a word as a signed value from an unaligned memory address

**Description:** rt  $\leftarrow$  rt MERGE memory[base+offset]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the most-significant of 4 consecutive bytes forming a word (W) in memory starting at an arbitrary byte boundary.

The most-significant 1 to 4 bytes of W is in the aligned word containing the *EffAddr*. This part of W is loaded into the most-significant (left) part of the word in GPR rt. The remaining least-significant part of the word in GPR rt is unchanged.

For 64-bit GPR *rt* registers, the destination word is the low-order word of the register. The loaded value is treated as a signed value; the word sign bit (bit 31) is always loaded from memory and the new sign bit value is copied into bits 63..32.

The figure below illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of *W*, 2 bytes, is in the aligned word containing the most-significant byte at 2. First, LWL loads these 2 bytes into the left part of the destination register word and leaves the right part of the destination word unchanged. Next, the complementary LWR loads the remainder of the unaligned word

Figure 3-7 Unaligned Word Load Using LWL and LWR



	Memory contents and byte offsets									Initial contents of Dest Register							
0	1	2	3	←big	endia	n											
Ι	J	K	L	]	offset	(vAd	dr <sub>10</sub> )		a	b	c	d	e	f	g	h	
$3  2  1  0  \leftarrow \text{little-endian}$						most — significance —					least						
most least																	
— significance —																	
Destination register contents after instruction (shaded is unchanged)																	
	]	Big-er	idian l	oyte o	rderin	g		vAddr <sub>10</sub>		L	ittle-e	ndian	byte o	orderii	ıg		
sign	bit (31	l) exte	ended	Ι	J	Κ	L	0	sign	bit (3	l) exte	ended	L	f	g	h	
sign	bit (31	l) exte	ended	J	Κ	L	h	1	sign	bit (3	l) exte	ended	Κ	L	g	h	
sign	bit (31	l) exte	ended	K	L	g	h	2	sign	bit (3	l) exte	ended	J	Κ	L	h	
sign	bit (31	l) exte	ended	L	f	g	h	3	sign	bit (3	l) exte	ended	Ι	J	Κ	L	
The word sign (31) is always loaded and the value is copied into bits 6332.																	

# Figure 3-8 Bytes Loaded by LWL Instruction

## Load Word Left (con't)

## **Restrictions:**

None

## **Operation:**

```
vAddr \leftarrow sign_extend(offset) + GPR[base]
(pAddr, CCA) \leftarrow AddressTranslation (vAddr, DATA, LOAD)
pAddr \leftarrow pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor ReverseEndian<sup>3</sup>)
if BigEndianMem = 0 then
    pAddr \leftarrow pAddr<sub>PSIZE-1..3</sub> || 0<sup>3</sup>
endif
byte \leftarrow 0 || (vAddr<sub>1..0</sub> xor BigEndianCPU<sup>2</sup>)
word \leftarrow vAddr<sub>2</sub> xor BigEndianCPU
memdoubleword \leftarrow LoadMemory (CCA, byte, pAddr, vAddr, DATA)
temp \leftarrow memdoubleword<sub>31+32*word-8*byte..32*word</sub> || GPR[rt]<sub>23-8*byte..0</sub>
GPR[rt] \leftarrow (temp<sub>31</sub>)<sup>32</sup> || temp
```

## **Exceptions:**

None

TLB Refill, TLB Invalid, Bus Error, Address Error

## **Programming Notes:**

The architecture provides no direct support for treating unaligned words as unsigned values, that is, zeroing bits 63..32 of the destination register when bit 31 is loaded.

## **Historical Information**

In the MIPS I architecture, the LWL and LWR instructions were exceptions to the load-delay scheduling restriction. A LWL or LWR instruction which was immediately followed by another LWL or LWR instruction, and used the same destination register would correctly merge the 1 to 4 loaded bytes with the data loaded by the previous instruction. All such restrictions were removed from the architecture in MIPS II.



To load the least-significant part of a word from an unaligned memory address as a signed value

**Description:** rt ← rt MERGE memory[base+offset]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the least-significant of 4 consecutive bytes forming a word (W) in memory starting at an arbitrary byte boundary.

A part of *W*, the least-significant 1 to 4 bytes, is in the aligned word containing *EffAddr*. This part of *W* is loaded into the least-significant (right) part of the word in GPR *rt*. The remaining most-significant part of the word in GPR *rt* is unchanged.

If GPR *rt* is a 64-bit register, the destination word is the low-order word of the register. The loaded value is treated as a signed value; if the word sign bit (bit 31) is loaded (that is, when all 4 bytes are loaded), then the new sign bit value is copied into bits 63..32. If bit 31 is not loaded, the value of bits 63..32 is implementation dependent; the value is either unchanged or a copy of the current value of bit 31.

Executing both LWR and LWL, in either order, delivers a sign-extended word value in the destination register.

The figure below illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of *W*, 2 bytes, is in the aligned word containing the least-significant byte at 5. First, LWR loads these 2 bytes into the right part of the destination register. Next, the complementary LWL loads the remainder of the unaligned word.



Figure 3-9 Unaligned Word Load Using LWL and LWR

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned word, that is, the low 2 bits of the address (vAddr<sub>1.0</sub>), and the current byte-ordering mode of the processor (big- or little-endian). The figure below shows the bytes loaded for every combination of offset and byte ordering.

# Load Word Right (cont.)

# LWR

# Figure 3-10 Bytes Loaded by LWL Instruction

	Memory contents and byte offsets									Initial contents of Dest Register						
0	1	2	3			←big	g-endia	an								
Ι	J	Κ	L			offs	et (vA	ddr <sub>10</sub> )	a	b	c	d	e	f	g	h
3	2	1	0	÷	$\leftarrow$ little-endian				most	most — significance —					least	
most least																
— significance —																
Destination 64-bit register contents after instruction (shaded is unchanged)																
	]	Big-en	idian t	oyte o	rderin	g		vAddr <sub>10</sub>		L	ittle-e	ndian	byte o	orderii	ıg	
no ci	ng or s	sign ex	xtend	e	f	g	Ι	0	sign	bit (31	1) exte	ended	Ι	J	Κ	L
no ci	ng or s	sign ex	xtend	e	f	Ι	J	1	no ci	ng or s	sign e	xtend	e	Ι	J	Κ
no ci	ng or s	sign ez	xtend	e	Ι	J	К	2	no ci	ng or s	sign e	xtend	e	f	Ι	J
sign	sign bit (31) extended I J K L						L	3	no ci	ng or s	sign e	xtend	e	f	g	Ι
The word sign (31) is always loaded and the value is copied into bits 6332.																

## Load Word Right (cont.)

## **Restrictions:**

None

## **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr \leftarrow pAddr_{PSIZE-1..3} || (pAddr_{2..0} \text{ xor ReverseEndian}^3)
if BigEndianMem = 0 then
    pAddr \leftarrow pAddr_{PSIZE-1..3} || 0^3
endif
         \leftarrow vAddr<sub>1..0</sub> xor BigEndianCPU<sup>2</sup>
byte
         \leftarrow vAddr<sub>2</sub> xor BigEndianCPU
word
memdoubleword LoadMemory (CCA, byte, pAddr, vAddr, DATA)
temp \leftarrow GPR[rt]<sub>31..32-8*byte</sub> || memdoubleword<sub>31+32*word..32*word+8*byte</sub>
if byte = 4 then
    utemp\leftarrow (temp<sub>31</sub>)<sup>32</sup>/* loaded bit 31, must sign extend */
else
                   /* one of the following two behaviors: */
                                    /* leave what was there alone */
/* sign-extend bit 31 */
    utemp \leftarrow GPR[rt]<sub>63..32</sub>
utemp \leftarrow (GPR[rt]<sub>31</sub>)<sup>32</sup>
endif
GPR[rt]← utemp || temp
```

# **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error

## **Programming Notes:**

The architecture provides no direct support for treating unaligned words as unsigned values, that is, zeroing bits 63..32 of the destination register when bit 31 is loaded.

## **Historical Information**

In the MIPS I architecture, the LWL and LWR instructions were exceptions to the load-delay scheduling restriction. A LWL or LWR instruction which was immediately followed by another LWL or LWR instruction, and used the same destination register would correctly merge the 1 to 4 loaded bytes with the data loaded by the previous instruction. All such restrictions were removed from the architecture in MIPS II.



To load a word from memory as an unsigned value

**Description:** rt ← memory[base+offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

#### **Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

#### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA)← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor (ReverseEndian || 0<sup>2</sup>))
memdoubleword← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
byte ← vAddr<sub>2..0</sub> xor (BigEndianCPU || 0<sup>2</sup>)
GPR[rt]← 0<sup>32</sup> || memdoubleword<sub>31+8*byte</sub>..8*byte
```

#### **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error, Reserved Instruction

Loa	ad Word Indexe	d to Flo	oating Point				LWXC1
	31	26 25	21	20 16	15 11	10 6	5 0
	COP1X		h	:	0	6.1	LWXC1
	010011		base	index	00000	fd	000000
	6		5	5	5	5	6
	Format: L	WXC1 f	d, index(ba	se)			MIPS64 (MIPS IV)

To load a word from memory to an FPR (GPR+GPR addressing)

**Description:** fd  $\leftarrow$  memory[base+index]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and placed into the low word of coprocessor 1 general register *fd*. The contents of GPR *index* and GPR *base* are added to form the effective address.

## **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>1.0</sub>  $\neq$  0 (not word-aligned).

## **Operation:**

# **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Coprocessor Unusable

#### Multiply and Add Word to Hi,Lo

31 24	5 25 21	20 16	15 11	10 6	5 0
SPECIAL2			0	0	MADD
011100	rs	rt	0000	00000	000000
6	5	5	5	5	6
Format: MAD	D rs, rt				MIPS32

**Purpose:** 

To multiply two words and add the result to Hi, Lo

**Description:** (LO,HI)  $\leftarrow$  (rs x rt) + (LO,HI)

The 32-bit word value in GPR *rs* is multiplied by the 32-bit word value in GPR *rt*, treating both operands as signed values, to produce a 64-bit result. The product is added to the 64-bit concatenated values of  $HI_{31..0}$  and  $LO_{31..0}$ . The most significant 32 bits of the result are sign-extended and written into *HI* and the least significant 32 bits are sign-extended and written into *LO*. No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

If GPRs *rs* or *rt* do not contain sign-extended 32-bit values (bits 63..31 equal), then the results of the operation are **UNPREDICTABLE**.

This instruction does not provide the capability of writing directly to a target GPR.

#### **Operation:**

```
if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then

UNPREDICTABLE

endif

temp \leftarrow (HI<sub>31..0</sub> || LO<sub>31..0</sub>) + (GPR[rs]<sub>31..0</sub> * GPR[rt]<sub>31..0</sub>)

HI \leftarrow sign_extend(temp<sub>63..32</sub>)

LO \leftarrow sign_extend(temp<sub>31..0</sub>)
```

#### **Exceptions:**

None

#### **Programming Notes:**

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

MADD

## **Floating Point Multiply Add**

MADD.fmt

31		26	25	21 20	16	15 1	1 10	6	5	3	2	0
	COP1X		fr		ft	fs	fc	1	MA	DD	fmt	
	010011		11		11	15	I.	1	1	00	1110	
	6		5		5	5	5			3	3	
		MADD	.S fd, fr, f .D fd, fr, f .PS fd, fr,	s, ft					MIP	<b>S64</b> (	MIPS MIPS (MIPS	IV)

## **Purpose:**

To perform a combined multiply-then-add of FP values

**Description:**  $fd \leftarrow (fs \times ft) + fr$ 

The value in FPR fs is multiplied by the value in FPR ft to produce an intermediate product. The value in FPR fr is added to the product. The result sum is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, and placed into FPR fd. The operands and result are values in format *fmt*.

MADD.PS multiplies then adds the upper and lower halves of FPR *fr*, FPR *fs*, and FPR *ft* independently, and ORs together any generated exceptional conditions.

Cause bits are ORed into the Flag bits if no exception is taken.

#### **Restrictions:**

The fields *fr*, *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of MADD.PS is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

## **Operation:**

```
\begin{split} \text{vfr} &\leftarrow \text{ValueFPR}(\text{fr, fmt}) \\ \text{vfs} &\leftarrow \text{ValueFPR}(\text{fs, fmt}) \\ \text{vft} &\leftarrow \text{ValueFPR}(\text{ft, fmt}) \\ \text{StoreFPR}(\text{fd, fmt, vfr}+_{\text{fmt}} (\text{vfs} \times_{\text{fmt}} \text{vft})) \end{split}
```

# Floating Point Multiply Add (cont.)

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow

## Multiply and Add Unsigned Word to Hi,Lo

31 2	6 25 21	20 16	15 11	10 6	5 0
SPECIAL2			0	0	MADDU
011100	rs	rt	00000	00000	000001
6	5	5	5	5	6

Format: MADDU rs, rt

**Purpose:** 

To multiply two unsigned words and add the result to Hi, Lo.

**Description:** (LO,HI)  $\leftarrow$  (rs x rt) + (LO,HI)

The 32-bit word value in GPR *rs* is multiplied by the 32-bit word value in GPR *rt*, treating both operands as unsigned values, to produce a 64-bit result. The product is added to the 64-bit concatenated values of  $HI_{31..0}$  and  $LO_{31..0}$ . The most significant 32 bits of the result are sign-extended and written into *HI* and the least significant 32 bits are sign-extended and written into *LO*. No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

If GPRs *rs* or *rt* do not contain sign-extended 32-bit values (bits 63..31 equal), then the results of the operation are **UNPREDICTABLE**.

This instruction does not provide the capability of writing directly to a target GPR.

#### **Operation:**

```
if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then

UNPREDICTABLE

endif

temp \leftarrow (HI<sub>31..0</sub> || LO<sub>31..0</sub>) + ((0<sup>32</sup> || GPR[rs]<sub>31..0</sub>) * (0<sup>32</sup> || GPR[rt]<sub>31..0</sub>))

HI \leftarrow sign_extend(temp<sub>63..32</sub>)

LO \leftarrow sign_extend(temp<sub>31..0</sub>)
```

#### **Exceptions:**

None

#### **Programming Notes:**

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

MADDU

MIPS32

## Move from Coprocessor 0

31	26	25 21	20 16	15 11	10 3	2 0	
	COP0 MF				0	1	
	010000	00000	rt	rd	00000000	sel	
	6	5	5	5	8	3	
Fo	rmat: MFC0	rt, rd				MIPS32	

MFC0

## **Purpose:**

To move the contents of a coprocessor 0 register to a general register.

**Description:** rt ← CPR[0,rd,sel]

The contents of the coprocessor 0 register specified by the combination of rd and sel are sign-extended and loaded into general register rt. Note that not all coprocessor 0 registers support the sel field. In those instances, the sel field must be zero.

#### **Restrictions:**

The results are UNDEFINED if coprocessor 0 does not contain a register as specified by rd and sel.

## **Operation:**

```
data \leftarrow CPR[0,rd,sel]<sub>31..0</sub>
GPR[rt] \leftarrow sign_extend(data)
```

### **Exceptions:**

Coprocessor Unusable

Reserved Instruction

## **Move Word From Floating Point**

31 26	25 21	20 16	15 11	10 0
COP1	MF	t	fe	0
010001	00000	rt	18	000 0000 0000
6	5	5	5	11

Format: MFC1 rt, fs

#### **Purpose:**

To copy a word from an FPU (CP1) general register to a GPR

# **Description:** rt ← fs

The contents of FPR fs are sign-extended and loaded into general register rt.

## **Restrictions:**

# **Operation:**

data  $\leftarrow$  ValueFPR(fs, UNINTERPRETED\_WORD)<sub>31..0</sub> GPR[rt]  $\leftarrow$  sign\_extend(data)

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### **Historical Information:**

For MIPS I, MIPS II, and MIPS III the contents of GPR *rt* are undefined for the instruction immediately following MFC1.

MFC1

MIPS32 (MIPS I)

## **Move Word From Coprocessor 2**

31	26	25 21	20 16	15 11	10 3	2 0
	COP2	MF		1	0	1
	010010	00000	rt	rd	000 0000 0	sel
	6	5	5	5	8	3
	Format: MFC2 MFC2	rt, rd , rt, rd, sel				MIPS32 MIPS32

MFC2

# **Purpose:**

To copy a word from a COP2 general register to a GPR

#### **Description:** $rt \leftarrow rd$

The contents of the lower 32-bits of GPR *rt* are sign-extended and placed into the coprocessor 2 register specified by the *rd* and *sel* fields. Note that not all coprocessor 2 registers may support the *sel* field. In those instances, the *sel* field must be zero.

## **Restrictions:**

The results are UNPREDICTABLE is coprocessor 2 does not contain a register as specified by rd and sel.

#### **Operation:**

```
data \leftarrow CPR[2,rd,sel]_{31..0}
GPR[rt] \leftarrow sign\_extend(data)
```

#### **Exceptions:**

Coprocessor Unusable

## **Move From HI Register**

31	26	25 16	15 11	10 6	5 0
	SPECIAL	0	he	0	MFHI
	000000	00 0000 0000	rd	00000	010000
	6	10	5	5	6

#### Format: MFHI rd

## **Purpose:**

To copy the special purpose HI register to a GPR

# **Description:** $rd \leftarrow HI$

The contents of special register HI are loaded into GPR rd.

#### **Restrictions:**

None

#### **Operation:**

 $GPR[rd] \leftarrow HI$ 

## **Exceptions:**

None

#### **Historical Information:**

In the MIPS I, II, and III architectures, the two instructions which follow the MFHI must not moodify the HI register. If this restriction is violated, the result of the MFHI is **UNPREDICTABLE**. This restriction was removed in MIPS IV and MIPS32, and all subsequent levels of the architecture.

## MFHI

MIPS32 (MIPS I)

## **Move From LO Register**

31	26	25 16	15 11	10 6	5 0
S	PECIAL	0	rd	0	MFLO
	000000	00 0000 0000	Iu	00000	010010
	6	10	5	5	6

**MFLO** 

MIPS32 (MIPS I)

#### Format: MFLO rd

## **Purpose:**

To copy the special purpose LO register to a GPR

# **Description:** $rd \leftarrow LO$

The contents of special register LO are loaded into GPR rd.

## **Restrictions: None**

# **Operation:**

 $GPR[rd] \leftarrow LO$ 

## **Exceptions:**

None

## **Historical Information:**

In the MIPS I, II, and III architectures, the two instructions which follow the MFHI must not moodify the HI register. If this restriction is violated, the result of the MFHI is **UNPREDICTABLE**. This restriction was removed in MIPS IV and MIPS32, and all subsequent levels of the architecture.

## **Floating Point Move**

**MOV.fmt** 

31	26	25 2	21 20	16 15 12	l 10 6	5 0
COP1		C ,	0	C	61	MOV
01000	1	fmt	00000	fs	fd	000110
6		5	5	5	5	6
Format:	MOV.	S fd, fs D fd, fs PS fd, fs				MIPS32 (MIPS I) MIPS32 (MIPS I) MIPS64 (MIPS V)

#### **Purpose:**

To move an FP value between FPRs

#### **Description:** $fd \leftarrow fs$

The value in FPR *fs* is placed into FPR *fd*. The source and destination are values in format *fmt*. In paired-single format, both the halves of the pair are copied to *fd*.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

#### **Restrictions:**

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of MOV.PS is undefined if the processor is executing in 16 FP registers mode.

## **Operation:**

StoreFPR(fd, fmt, ValueFPR(fs, fmt))

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### **Floating Point Exceptions:**

Unimplemented Operation

## **Move Conditional on Floating Point False**

31	26	25 21	20 18	17	16	15	11 10	5 5	0
	SPECIAL	**		0	tf	rd	0		MOVCI
	000000	rs	сс	0	0	rd	00000		000001
	6	5	3	1	1	5	5		6

Format: MOVF rd, rs, cc

#### **Purpose:**

To test an FP condition code then conditionally move a GPR

**Description:** if cc = 0 then rd  $\leftarrow$  rs

If the floating point condition code specified by CC is zero, then the contents of GPR rs are placed into GPR rd.

## **Restrictions:**

## **Operation:**

if FPConditionCode(cc) = 0 then
 GPR[rd] ← GPR[rs]
endif

#### **Exceptions:**

Reserved Instruction, Coprocessor Unusable

MIPS64<sup>™</sup> Architecture For Programmers Volume II, Revision 0.95

## MOVF

MIPS32 (MIPS IV)

## Floating Point Move Conditional on Floating Point False

**MOVF.fmt** 

31		26	25	21	20	18	17	16	15	11	10	6	5	0
	COP1		£			_	0	tf	£_		£J		MOVCF	
	010001		fmt		cc	;	0	0	fs		fd		010001	
	6		5		3		1	1	5		5		6	
	Format: MOVF.S fd, fs, cc MOVF.D fd, fs, cc MOVF.PS fd, fs, cc											MIPS32 (MIPS 1 MIPS32 (MIPS 1 MIPS64 (MIPS	IV)	

## **Purpose:**

To test an FP condition code then conditionally move an FP value

**Description:** if cc = 0 then  $fd \leftarrow fs$ 

If the floating point condition code specified by *CC* is zero, then the value in FPR *fs* is placed into FPR *fd*. The source and destination are values in format *fmt*.

If the condition code is not zero, then FPR *fs* is not copied and FPR *fd* retains its previous value in format *fmt*. If *fd* did not contain a value either in format *fmt* or previously unused data from a load or move-to operation that could be interpreted in format *fmt*, then the value of *fd* becomes **UNPREDICTABLE**.

MOVF.PS conditionally merges the lower half of FPR fs into the lower half of FPR fd if condition code CC is zero, and independently merges the upper half of FPR fs into the upper half of FPR fd if condition code CC+1 is zero. The CC field must be even; if it is odd, the result of this operation is **UNPREDICTABLE**.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

#### **Restrictions:**

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**. The operand must be a value in format *fmt*; if it is not, the result is **UNPREDITABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of MOVF.PS is undefined if the processor is executing in 16 FP registers mode.

# Floating Point Move Conditional on Floating Point False (cont.)

## MOVF.fmt

## **Operation:**

```
if fmt ≠ PS
    if FPConditionCode(cc) = 0 then
        StoreFPR(fd, fmt, ValueFPR(fs, fmt))
    else
        StoreFPR(fd, fmt, ValueFPR(fd, fmt))
    endif
else
    mask ← 0
    if FPConditionCode(cc+0) = 0 then mask ← mask or 0xF0 endif
    if FPConditionCode(cc+1) = 0 then mask ← mask or 0x0F endif
    StoreFPR(fd, PS, ByteMerge(mask, fd, fs))
endif
```

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# Floating Point Exceptions:

Unimplemented Operation
# Move Conditional on Not Zero

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL			rd	0	MOVN
000000	rs	n.	rd	00000	001011
6	5	5	5	5	6

Format: MOVN rd, rs, rt

# **Purpose:**

To conditionally move a GPR after testing a GPR value

**Description:** if rt  $\neq 0$  then rd  $\leftarrow$  rs

If the value in GPR rt is not equal to zero, then the contents of GPR rs are placed into GPR rd.

#### **Restrictions:**

None

#### **Operation:**

if GPR[rt] ≠ 0 then
 GPR[rd] ← GPR[rs]
endif

# **Exceptions:**

None

# **Programming Notes:**

The non-zero value tested here is the *condition true* result from the SLT, SLTI, SLTU, and SLTIU comparison instructions.

## MOVN

MIPS32 (MIPS IV)

# Floating Point Move Conditional on Not Zero

**MOVN.fmt** 

31	26	25 21	20 16	15 11	10 6	5 0
COP1		fmt	t	fs	fd	MOVN
01000	1	IIIIt	rt	18	Id	010011
6		5	5	5	5	6
Format:	MOVN	.S fd, fs, rt .D fd, fs, rt .PS fd, fs, rt				MIPS32 (MIPS IV) MIPS32 (MIPS IV) MIPS64 (MIPS V)

# **Purpose:**

To test a GPR then conditionally move an FP value

# **Description:** if rt $\neq 0$ then fd $\leftarrow$ fs

If the value in GPR *rt* is not equal to zero, then the value in FPR *fs* is placed in FPR *fd*. The source and destination are values in format *fmt*.

If GPR *rt* contains zero, then FPR *fs* is not copied and FPR *fd* contains its previous value in format *fmt*. If *fd* did not contain a value either in format *fmt* or previously unused data from a load or move-to operation that could be interpreted in format *fmt*, then the value of *fd* becomes **UNPREDICTABLE**.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

#### **Restrictions:**

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of MOVN.PS is undefined if the processor is executing in 16 FP registers mode.

# Floating Point Move Conditional on Not Zero

# MOVN.fmt

# **Operation:**

```
if GPR[rt] ≠ 0 then
    StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
    StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif
```

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# Floating Point Exceptions:

Unimplemented Operation

# **Move Conditional on Floating Point True**

3	1	26	25 2	1	20 18	17	16	5 15	5	11	10 6	5	0
	SPECIAL				22	0	tf		nd		0	MOVCI	
	000000		rs		сс	0	1		rd		00000	000001	
	6		5		3	1	1		5		5	6	
	Format: M	JVT	rd, rs, cc									MIPS32 (MIPS	IV)

#### **Purpose:**

To test an FP condition code then conditionally move a GPR

**Description:** if cc = 1 then rd  $\leftarrow$  rs

If the floating point condition code specified by CC is one, then the contents of GPR rs are placed into GPR rd.

# **Restrictions:**

# **Operation:**

if FPConditionCode(cc) = 1 then  $GPR[rd] \leftarrow GPR[rs]$ endif

# **Exceptions:**

Reserved Instruction, Coprocessor Unusable

# MOVT

# Floating Point Move Conditional on Floating Point True

**MOVT.fmt** 

1	31	26	25	21	20	18	17	16	15	11	10	6	5	0
	COP1		fund				0	tf	£		£J		MOVCF	
	010001		fmt		сс		0	1	fs		fd		010001	
	6		5		3		1	1	5		5		6	
	Format: MOVT.S fd, fs, cc MOVT.D fd, fs, cc MOVT.PS fd, fs, cc												MIPS32 (MIPS 1 MIPS32 (MIPS 1 MIPS64 (MIPS	IV)

#### **Purpose:**

To test an FP condition code then conditionally move an FP value

**Description:** if cc = 1 then  $fd \leftarrow fs$ 

If the floating point condition code specified by *CC* is one, then the value in FPR *fs* is placed into FPR *fd*. The source and destination are values in format *fmt*.

If the condition code is not one, then FPR *fs* is not copied and FPR *fd* contains its previous value in format *fmt*. If *fd* did not contain a value either in format *fmt* or previously unused data from a load or move-to operation that could be interpreted in format *fmt*, then the value of *fd* becomes undefined.

MOVT.PS conditionally merges the lower half of FPR fs into the lower half of FPR fd if condition code CC is one, and independently merges the upper half of FPR fs into the upper half of FPR fd if condition code CC+1 is one. The CC field should be even; if it is odd, the result of this operation is **UNPREDICTABLE**.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

#### **Restrictions:**

The fields *fs* and *fd* must specify FPRs valid for operands of type *fint*; if they are not valid, the result is **UNPRE-DICTABLE**. The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of MOVT.PS is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

# Floating Point Move Conditional on Floating Point True

# **MOVT.fmt**

# **Operation:**

```
if fmt ≠ PS
    if FPConditionCode(cc) = 0 then
        StoreFPR(fd, fmt, ValueFPR(fs, fmt))
    else
        StoreFPR(fd, fmt, ValueFPR(fd, fmt))
    endif
else
    mask ← 0
    if FPConditionCode(cc+0) = 0 then mask ← mask or 0xF0 endif
    if FPConditionCode(cc+1) = 0 then mask ← mask or 0x0F endif
    StoreFPR(fd, PS, ByteMerge(mask, fd, fs))
endif
```

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Unimplemented Operation

# Move Conditional on Zero

31 2	6 25	21	20 16	15 11	10 6	5 0
SPECIAL		**	t	rd	0	MOVZ
000000		rs	rt	rd	00000	001010
6		5	5	5	5	6

Format: MOVZ rd, rs, rt

# MIPS32 (MIPS IV

MOVZ

# **Purpose:**

To conditionally move a GPR after testing a GPR value

**Description:** if rt = 0 then rd  $\leftarrow$  rs

If the value in GPR rt is equal to zero, then the contents of GPR rs are placed into GPR rd.

#### **Restrictions:**

None

#### **Operation:**

if GPR[rt] = 0 then
 GPR[rd] ← GPR[rs]
endif

# **Exceptions:**

None

# **Programming Notes:**

The zero value tested here is the *condition false* result from the SLT, SLTI, SLTU, and SLTIU comparison instructions.

# Floating Point Move Conditional on Zero

31	26	25 21	20 16	15 11	10 6	5 0
COP1		first		fs	fd	MOVZ
010001		fmt	rt	15	fd	010010
6		5	5	5	5	6
Format:	MOVZ	.S fd, fs, rt .D fd, fs, rt .PS fd, fs, rt	-			MIPS32 (MIPS IV) MIPS32 (MIPS IV) MIPS64 (MIPS V)

# **Purpose:**

To test a GPR then conditionally move an FP value

**Description:** if rt = 0 then fd  $\leftarrow$  fs

If the value in GPR *rt* is equal to zero then the value in FPR *fs* is placed in FPR *fd*. The source and destination are values in format *fmt*.

If GPR *rt* is not zero, then FPR *fs* is not copied and FPR *fd* contains its previous value in format *fmt*. If *fd* did not contain a value either in format *fmt* or previously unused data from a load or move-to operation that could be interpreted in format *fmt*, then the value of *fd* becomes **UNPREDICTABLE**.

The move is non-arithmetic; it causes no IEEE 754 exceptions.

#### **Restrictions:**

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of MOVZ.PS is undefined if the processor is executing in 16 FP registers mode.

# Floating Point Move Conditional on Zero (cont.)

## MOVZ.fmt

# **Operation:**

```
if GPR[rt] = 0 then
    StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
    StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif
```

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# Floating Point Exceptions:

Unimplemented Operation

Multiply and Subtract Word to Hi,Lo MSU										
31 26	5 25 21	20 16	15 11	10 6	5 0					
SPECIAL2			0	0	MSUB					
011100	rs	rt	00000	00000	000100					
6	5	5	5	5	6					
Format: MSU	B rs, rt				MIPS32					

## **Purpose:**

To multiply two words and subtract the result from Hi, Lo

**Description:** (LO,HI) ← (rs x rt) - (LO,HI)

The 32-bit word value in GPR *rs* is multiplied by the 32-bit value in GPR *rt*, treating both operands as signed values, to produce a 64-bit result. The product is subtracted from the 64-bit concatenated values of  $HI_{31..0}$  and  $LO_{31..0}$ . The most significant 32 bits of the result are sign-extended and written into *HI* and the least significant 32 bits are sign-extended and written into *LO*. No arithmetic exception occurs under any circumstances.

## **Restrictions:**

If GPRs *rs* or *rt* do not contain sign-extended 32-bit values (bits 63..31 equal), then the results of the operation are **UNPREDICTABLE**.

This instruction does not provide the capability of writing directly to a target GPR.

## **Operation:**

```
if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then

UNPREDICTABLE

endif

temp \leftarrow (HI<sub>31..0</sub> || LO<sub>31..0</sub>) - (GPR[rs]<sub>31..0</sub> * GPR[rt]<sub>31..0</sub>)

HI \leftarrow sign_extend(temp<sub>63..32</sub>)

LO \leftarrow sign_extend(temp<sub>31..0</sub>)
```

# **Exceptions:**

None

# **Programming Notes:**

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

# **Floating Point Multiply Subtract**

MSUB.fmt

31	26	25 21	20 16	15 11	10 6	5 3	2 0
COP1	X	fr	ft	fs	fd	MSUB	fmt
01001	1	11	It	15	lu	101	IIIt
6		5	5	5	5	3	3
Format	MSUB	.S fd, fr, fs, .D fd, fr, fs, .PS fd, fr, fs	ft			MIPS64	(MIPS IV) (MIPS IV) (MIPS V)

## **Purpose:**

To perform a combined multiply-then-subtract of FP values

**Description:**  $fd \leftarrow (fs \times ft) - fr$ 

The value in FPR *fs* is multiplied by the value in FPR *ft* to produce an intermediate product. The value in FPR *fr* is subtracted from the product. The subtraction result is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, and placed into FPR *fd*. The operands and result are values in format *fmt*.

MSUB.PS multiplies then subtracts the upper and lower halves of FPR *fr*, FPR *fs*, and FPR *ft* independently, and ORs together any generated exceptional conditions.

Cause bits are ORed into the Flag bits if no exception is taken.

#### **Restrictions:**

The fields *fr*, *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of MSUB.PS is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

#### **Operation:**

```
\begin{split} & \text{vfr} \leftarrow \text{ValueFPR}(\text{fr, fmt}) \\ & \text{vfs} \leftarrow \text{ValueFPR}(\text{fs, fmt}) \\ & \text{vft} \leftarrow \text{ValueFPR}(\text{ft, fmt}) \\ & \text{StoreFPR}(\text{fd, fmt, (vfs} \times_{\text{fmt}} \text{vft}) -_{\text{fmt}} \text{vfr})) \end{split}
```

# Floating Point Multiply Subtract (cont.)

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow

#### Multiply and Subtract Word to Hi,Lo

31 2	26 25	21 20 16	15 11	10 6	5 0
SPECIAL2	***	***	0	0	MSUBU
011100	rs	rt	00000	00000	000101
6	5	5	5	5	6

Format: MSUBU rs, rt

### **Purpose:**

To multiply two words and subtract the result from Hi, Lo

**Description:** (LO,HI) ← (rs x rt) - (LO,HI)

The 32-bit word value in GPR *rs* is multiplied by the 32-bit word value in GPR *rt*, treating both operands as unsigned values, to produce a 64-bit result. The product is subtracted from the 64-bit concatenated values of  $HI_{31..0}$  and  $LO_{31..0}$ . The most significant 32 bits of the result are sign-extended and written into *HI* and the least significant 32 bits are sign-extended and written into *LO*. No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

If GPRs *rs* or *rt* do not contain sign-extended 32-bit values (bits 63..31 equal), then the results of the operation are **UNPREDICTABLE**.

This instruction does not provide the capability of writing directly to a target GPR.

#### **Operation:**

```
if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then

UNPREDICTABLE

endif

temp \leftarrow (HI<sub>31..0</sub> || LO<sub>31..0</sub>) - ((0<sup>32</sup> || GPR[rs]<sub>31..0</sub>) * (0<sup>32</sup> || GPR[rt]<sub>31..0</sub>))

HI \leftarrow sign_extend(temp<sub>63..32</sub>)

LO \leftarrow sign_extend(temp<sub>31..0</sub>)
```

#### **Exceptions:**

None

#### **Programming Notes:**

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

**MSUBU** 

MIPS32

# Move to Coprocessor 0

31	26	25 21	20 16	15 11	10 3	2 0
	COP0	MT		nd	0	cal
	010000	00100	rt	rd	0000 000	sel
	6	5	5	5	8	3

MTC0

MIPS32

# **Purpose:**

Format:

To move the contents of a general register to a coprocessor 0 register.

**Description:** CPR[r0, rd, sel] ← rt

MTCO rt, rd

The contents of general register rt are loaded into the coprocessor 0 register specified by the combination of rd and sel. Not all coprocessor 0 registers support the the sel field. In those instances, the sel field must be set to zero.

#### **Restrictions:**

The results are UNDEFINED if coprocessor 0 does not contain a register as specified by rd and sel.

# **Operation:**

```
if (Width(CPR[0,rd,sel]) = 64) then
        CPR[0,rd,sel] ← data
else
        CPR[0,rd,sel] ← data<sub>31..0</sub>
endif
```

# **Exceptions:**

Coprocessor Unusable

Reserved Instruction

Mo	ve Word to Flo	ating Point						MTC1				
	31	26 25	21 20	16	15	11 1	0	0				
	COP1	MT			C		0					
	010001	00100		rt	fs		000 0000 0000					
	6	5		5	5		11					
	Format: MTCl rt, fs MIPS32 (N											

#### **Purpose:**

To copy a word from a GPR to an FPU (CP1) general register

# **Description:** fs ← rt

The low word in GPR *rt* is placed into the low word of floating point (Coprocessor 1) general register *fs*. If Coprocessor 1 general registers are 64 bits wide, bits 63..32 of register *fs* become undefined.

#### **Restrictions:**

#### **Operation:**

```
data \leftarrow GPR[rt]<sub>31..0</sub>
StoreFPR(fs, UNINTERPRETED_WORD, data)
```

#### **Exceptions:**

Coprocessor Unusable

#### **Historical Information:**

For MIPS I, MIPS II, and MIPS III the value of FPR *fs* is UNPREDICTABLE for the instruction immediately following MTC1.

# Move Word to Coprocessor 2

31	26	25 21	20 16	15 11	10	0	
	COP2	MT		1	0	1	
	010010	00100	rt	rd	000 0000 0	sel	
	6	5	5	5	8	3	
	Format: MTC2 MTC2	rt, rd rt, rd, sel				MIPS32 MIPS32	

MTC2

# **Purpose:**

To copy a word from a GPR to a COP2 general register

## **Description:** $rd \leftarrow rt$

The low word in GPR *rt* is placed into the low word of coprocessor 2 general register specified by the *rd* and *sel* fields. If coprocessor 2 general registers are 64 bits wide, bits 63..32 of register *rd* become undefined. Note that not all coprocessor 2 registers may support the *sel* field. In those instances, the *sel* field must be zero.

# **Restrictions:**

The results are UNPREDICTABLE is coprocessor 2 does not contain a register as specified by rd and sel.

## **Operation:**

```
data \leftarrow GPR[rt]<sub>31..0</sub>
CPR[2,rd,sel] \leftarrow data
```

#### **Exceptions:**

Coprocessor Unusable

#### Move to HI Register

31	20	5 25 21	20 6	5	0
	SPECIAL	*0	0	MTHI	
	000000	rs	000 0000 0000 0000	010001	
	6	5	15	6	

Format: MTHI rs

**Purpose:** 

To copy a GPR to the special purpose HI register

**Description:** HI ← rs

The contents of GPR rs are loaded into special register HI.

#### **Restrictions:**

A computed result written to the *HI/LO* pair by DIV, DIVU, DDIV, DDIVU, DMULT, DMULTU, MULT, or MULTU must be read by MFHI or MFLO before a new result can be written into either *HI* or *LO*.

If an MTHI instruction is executed following one of these arithmetic instructions, but before an MFLO or MFHI instruction, the contents of *LO* are UNPREDICTABLE. The following example shows this illegal situation:

```
MUL r2,r4 # start operation that will eventually write to HI,LO
... # code not containing mfhi or mflo
MTHI r6
... # code not containing mflo
MFLO r3 # this mflo would get an UNPREDICTABLE value
```

#### **Operation:**

 $HI \leftarrow GPR[rs]$ 

#### **Exceptions:**

None

#### **Historical Information:**

In MIPS I-III, if either of the two preceding instructions is MFHI, the result of that MFHI is UNPREDICTABLE. Reads of the *HI* or *LO* special register must be separated from any subsequent instructions that write to them by two or more instructions. In MIPS IV and later, including MIPS32 and MIPS64, this restriction does not exist.

**MTHI** 

MIPS32 (MIPS I)

# Move to LO Register

31	26 25 21	20 6	5 0
SPECIAL	***	0	MTLO
000000	rs	000 0000 0000 0000	010011
6	5	15	6

**MTLO** 

MIPS32 (MIPS I)

Format: MTLO rs

**Purpose:** 

To copy a GPR to the special purpose LO register

#### **Description:** LO $\leftarrow$ rs

The contents of GPR rs are loaded into special register LO.

#### **Restrictions:**

A computed result written to the *HI/LO* pair by DIV, DIVU, DDIV, DDIVU, DMULT, DMULTU, MULT, or MULTU must be read by MFHI or MFLO before a new result can be written into either *HI* or *LO*.

If an MTLO instruction is executed following one of these arithmetic instructions, but before an MFLO or MFHI instruction, the contents of *HI* are UNPREDICTABLE. The following example shows this illegal situation:

```
MUL r2,r4 # start operation that will eventually write to HI,LO
... # code not containing mfhi or mflo
MTLO r6
... # code not containing mfhi
MFHI r3 # this mfhi would get an UNPREDICTABLE value
```

#### **Operation:**

LO  $\leftarrow$  GPR[rs]

#### **Exceptions:**

None

#### **Historical Information:**

In MIPS I-III, if either of the two preceding instructions is MFHI, the result of that MFHI is UNPREDICTABLE. Reads of the *HI* or *LO* special register must be separated from any subsequent instructions that write to them by two or more instructions. In MIPS IV and later, including MIPS32 and MIPS64, this restriction does not exist.

#### **Multiply Word to GPR**

31	26 25	21 20	16	15 11	10 6	5 0
SPECIAL2					0	MUL
011100	011100 rs		rt	rd	00000	000010
6		5	5	5	5	6
Format:		MIPS32				

Purpose:

To multiply two words and write the result to a GPR.

**Description:**  $rd \leftarrow rs \times rt$ 

The 32-bit word value in GPR *rs* is multiplied by the 32-bit value in GPR *rt*, treating both operands as signed values, to produce a 64-bit result. The least significant 32 bits of the product are sign-extended and written to GPR *rd*. The contents of *HI* and *LO* are **UNPREDICTABLE** after the operation. No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

On 64-bit processors, if either GPR *rt* or GPR *rs* does not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is UNPREDICTABLE.

Note that this instruction does not provide the capability of writing the result to the HI and LO registers.

### **Operation:**

```
if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then
     UndefinedResult()
endif
temp <- GPR[rs] * GPR[rt]
GPR[rd] <- sign_extend(temp<sub>31..0</sub>)
HI <- UNPREDICTABLE
LO <- UNPREDICTABLE</pre>
```

#### **Exceptions:**

None

#### **Programming Notes:**

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

MUL

# **Floating Point Multiply**

MUL.fmt

1	26	25 21	20 16	15 11	10 6	5 0	
COP1		<u> </u>	0	C	61	MUL	
01000	1	fmt	ft	fs	fd	000010	
6		5	5	5	5	6	
Format: MUL.S fd, fs, ft MIPS32 (M							
Format:	MUL.	S fd, fs, ft				MIPS32 (MIPS I)	
Format:		S fd, fs, ft D fd, fs, ft				MIPS32 (MIPS I) MIPS32 (MIPS I)	

Purpose:

To multiply FP values

```
Description: fd \leftarrow fs \times ft
```

The value in FPR *fs* is multiplied by the value in FPR *ft*. The result is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, and placed into FPR *fd*. The operands and result are values in format *fmt*. MUL.PS multiplies the upper and lower halves of FPR *fs* and FPR *ft* independently, and ORs together any generated exceptional conditions.

#### **Restrictions:**

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of MUL.PS is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

#### **Operation:**

StoreFPR (fd, fmt, ValueFPR(fs, fmt)  $\times_{fmt}$  ValueFPR(ft, fmt))

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow

Mu	ltiply Word								MULT
	31	26	25	21 20	16	15	6	5	0
	SPECIAL					0		MULT	
	000000		rs		rt	00 0000 0000		011000	
	6		5		5	10		6	
	Format: M	ULT	rs, rt					MIPS32 (MI	IPS I)

**Purpose:** 

To multiply 32-bit signed integers

**Description:** (LO, HI) ← rs×rt

The 32-bit word value in GPR *rt* is multiplied by the 32-bit value in GPR *rs*, treating both operands as signed values, to produce a 64-bit result. The low-order 32-bit word of the result is sign-extended and placed into special register *LO*, and the high-order 32-bit word is sign-extended and placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

On 64-bit processors, if either GPR *rt* or GPR *rs* does not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is UNPREDICTABLE.

#### **Operation:**

```
\begin{array}{rll} \mbox{if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then} \\ \mbox{UndefinedResult()} \\ \mbox{endif} \\ \mbox{prod} & \leftarrow \mbox{GPR[rs]}_{31..0} \times \mbox{GPR[rt]}_{31..0} \\ \mbox{L0} & \leftarrow \mbox{sign\_extend(prod}_{31..0}) \\ \mbox{HI} & \leftarrow \mbox{sign\_extend(prod}_{63..32}) \end{array}
```

#### **Exceptions:**

None

#### **Programming Notes:**

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

# **Multiply Unsigned Word**

31 26	25 21	20 16	15 6	5 0
SPECIAL			0	MULTU
000000	rs	rt	00 0000 0000	011001
6	5	5	10	6

**MULTU** 

MIPS32 (MIPS I)

Format: MULTU rs, rt

**Purpose:** 

To multiply 32-bit unsigned integers

**Description:** (LO, HI)  $\leftarrow$  rs  $\times$  rt

The 32-bit word value in GPR *rt* is multiplied by the 32-bit value in GPR *rs*, treating both operands as unsigned values, to produce a 64-bit result. The low-order 32-bit word of the result is sign-extended and placed into special register *LO*, and the high-order 32-bit word is sign-extended and placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

On 64-bit processors, if either GPR *rt* or GPR *rs* does not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is UNPREDICTABLE.

#### **Operation:**

#### **Exceptions:**

None

#### **Programming Notes:**

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

# **Floating Point Negate**

NEG.fmt

31	26	25 2	21 20 10	6 15 1	1 10 6	5 0	
COP1		C , i	0	c	61	NEG	
010001		fmt	00000	fs	fd	000111	
6		5	5	5	5	6	
Format:	Format: NEG.S fd, fs NEG.D fd, fs NEG.PS fd, fs					MIPS32 (MIPS I) MIPS32 (MIPS I) MIPS64 (MIPS V)	

**Purpose:** 

To negate an FP value

#### **Description:** fd $\leftarrow$ -fs

The value in FPR *fs* is negated and placed into FPR *fd*. The value is negated by changing the sign bit value. The operand and result are values in format *fmt*. NEG.PS negates the upper and lower halves of FPR *fs* independently, and ORs together any generated exceptional conditions.

This operation is arithmetic; a NaN operand signals invalid operation.

#### **Restrictions:**

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**. The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of NEG.PS is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

#### **Operation:**

StoreFPR(fd, fmt, Negate(ValueFPR(fs, fmt)))

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### **Floating Point Exceptions:**

Unimplemented Operation, Invalid Operation

# Floating Point Negative Multiply Add

NMADD.fmt
-----------

31	26	25 21	20 16	15 11	10 6	5 3	2 0
(	COP1X	fr	ft	fs	fd	NMADD	fmt
0	010011	11	it it	15	lu	110	IIIt
	6	5	5	5	5	3	3
For	NMAI	DD.S fd, fr, fs DD.D fd, fr, fs DD.PS fd, fr, f	s, ft			MIPS64 (	(MIPS IV) (MIPS IV) (MIPS V)

# **Purpose:**

To negate a combined multiply-then-add of FP values

**Description:**  $fd \leftarrow - ((fs \times ft) + fr)$ 

The value in FPR *fs* is multiplied by the value in FPR *ft* to produce an intermediate product. The value in FPR *fr* is added to the product.

The result sum is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, negated by changing the sign bit, and placed into FPR *fd*. The operands and result are values in format *fmt*.

NMADD.PS applies the operation to the upper and lower halves of FPR *fr*, FPR *fs*, and FPR *ft* independently, and ORs together any generated exceptional conditions.

Cause bits are ORed into the Flag bits if no exception is taken.

#### **Restrictions:**

The fields *fr*, *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of NMADD.PS is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

# **Operation:**

```
\begin{split} & \text{vfr} \leftarrow \text{ValueFPR}(\text{fr, fmt}) \\ & \text{vfs} \leftarrow \text{ValueFPR}(\text{fs, fmt}) \\ & \text{vft} \leftarrow \text{ValueFPR}(\text{ft, fmt}) \\ & \text{StoreFPR}(\text{fd, fmt, } -(\text{vfr } +_{\text{fmt}} (\text{vfs } \times_{\text{fmt}} \text{vft}))) \end{split}
```

# Floating Point Negative Multiply Add (cont.)

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow

# **Floating Point Negative Multiply Subtract**

NMSUB.fmt

31	26	25 21	20 16	15 11	10 6	5 3	2 0	
COP12	X	fæ	ft	fs	fd	NMSUB	fmt	
01001	1 fr		11	15	Iu	111	IIII	
6		5	5	5	5	3	3	
Format:	NMSU	B.S fd, fr, fs B.D fd, fr, fs B.PS fd, fr, f	, ft			MIPS64 (	(MIPS IV) (MIPS IV) (MIPS V)	

# **Purpose:**

To negate a combined multiply-then-subtract of FP values

**Description:**  $fd \leftarrow - ((fs \times ft) - fr)$ 

The value in FPR *fs* is multiplied by the value in FPR *ft* to produce an intermediate product. The value in FPR *fr* is subtracted from the product.

The result is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, negated by changing the sign bit, and placed into FPR *fd*. The operands and result are values in format *fint*.

NMSUB.PS applies the operation to the upper and lower halves of FPR *fr*, FPR *fs*, and FPR *ft* independently, and ORs together any generated exceptional conditions.

Cause bits are ORed into the Flag bits if no exception is taken.

#### **Restrictions:**

The fields *fr*, *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of NMSUB.PS is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

# **Operation:**

```
\begin{split} & \text{vfr} \leftarrow \text{ValueFPR}(\text{fr, fmt}) \\ & \text{vfs} \leftarrow \text{ValueFPR}(\text{fs, fmt}) \\ & \text{vft} \leftarrow \text{ValueFPR}(\text{ft, fmt}) \\ & \text{StoreFPR}(\text{fd, fmt, } -((\text{vfs} \times_{\text{fmt}} \text{vft}) -_{\text{fmt}} \text{vfr})) \end{split}
```

# Floating Point Negative Multiply Subtract (cont.)

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow

NMSUB.fmt

No	Operation											NOP
	31	26	25	21 20	1	6 15	1	11 1	.0 6	5		0
	SPECIAL		0		0		0		0		SLL	
	000000		00000		00000		00000		00000		000000	
	6		5		5		5		5		6	

# Format: NOP

# **Purpose:**

To perform no operation.

# **Description:**

NOP is the assembly idiom used to denote no operation. The actual instruction is interpreted by the hardware as SLL r0, r0, 0.

# **Restrictions:**

None

# **Operation:**

None

# **Exceptions:**

None

#### **Programming Notes:**

The zero instruction word, which represents SLL, r0, r0, 0, is the preferred NOP for software to use to fill branch and jump delay slots and to pad out alignment sequences.

**Assembly Idiom** 

Not	Or													NOR
	31	26	25	21	20	1	6 15		11	10		6	5	0
Γ	SPECIAL										0		NOR	
	000000		rs			rt		rd			00000		100111	
L	6		5			5		5			5		6	
	Format: NO	OR :	rd, rs, rt	;									MIPS32 (M	IPS I)

### **Purpose:**

To do a bitwise logical NOT OR

# **Description:** rd $\leftarrow$ rs NOR rt

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical NOR operation. The result is placed into GPR *rd*.

# **Restrictions:**

None

# **Operation:**

GPR[rd] ← GPR[rs] nor GPR[rt]

# **Exceptions:**

None

Or															OR
	31		26	25	21	20	1	6 15		11	10	6	5		0
		SPECIAL									0			OR	
		000000		rs			rt		rd		00000			100101	
		6		5			5		5		5			6	

Format: OR rd, rs, rt

#### **Purpose:**

To do a bitwise logical OR

# **Description:** rd $\leftarrow$ rs or rt

The contents of GPR rs are combined with the contents of GPR rt in a bitwise logical OR operation. The result is placed into GPR rd.

# **Restrictions:**

None

# **Operation:**

GPR[rd] ← GPR[rs] or GPR[rt]

# **Exceptions:**

None

MIPS32 (MIPS I)

# **Or Immediate**

31 2	6 25 21	20 16	15 0
ORI	rs	rt	immediate
001101	15	n	minediate
6	5	5	16

Format: ORI rt, rs, immediate

MIPS32 (MIPS I)

ORI

#### **Purpose:**

To do a bitwise logical OR with a constant

**Description:** rt  $\leftarrow$  rs or immediate

The 16-bit *immediate* is zero-extended to the left and combined with the contents of GPR *rs* in a bitwise logical OR operation. The result is placed into GPR *rt*.

#### **Restrictions:**

None

I

# **Operation:**

 $GPR[rt] \leftarrow GPR[rs]$  or zero\_extend(immediate)

#### **Exceptions:**

None

**Pair Lower Lower** 

31	26	25 21	20 16	15 11	10 6	5 0
	COP1	fmt	<u>c</u>	C	61	PLL
	010001	10110	It	IS	fd	101100
	6	5	5	5	5	6

Format: PLL.PS fd, fs, ft

#### **Purpose:**

To merge a pair of paired single values with realignment

**Description:** fd ← lower(fs) || lower(ft)

A new paired-single value is formed by catenating the lower single of fs (bits 31..0) and the lower single of ft (bits 31..0).

The move is non-arithmetic; it causes no IEEE 754 exceptions.

#### **Restrictions:**

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *PS*. If they are not valid, the result is **UNPRE-DICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

#### **Operation:**

```
StoreFPR(fd, PS, ValueFPR(fs, PS)<sub>31..0</sub> || ValueFPR(ft, PS)<sub>31..0</sub>)
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### PLL.PS

#### MIPS64 (MIPS V)

# **Pair Lower Upper**

31	26	25 21	20 16	15 11	10 6	5 0
CO	OP1	fmt	ft	fa	fd	PLU
010	0001	10110	11	IS	fd	101101
	6	5	5	5	5	6

Format: PLU.PS fd, fs, ft

# MIPS64 (MIPS V)

**PLU.PS** 

#### **Purpose:**

To merge a pair of paired single values with realignment

**Description:** fd ← lower(fs) || upper(ft)

A new paired-single value is formed by catenating the lower single of fs (bits 31..0) and the upper single of ft (bits 63..32).

The move is non-arithmetic; it causes no IEEE 754 exceptions.

## **Restrictions:**

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *PS*. If they are not valid, the result is **UNPRE-DICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

## **Operation:**

StoreFPR(fd, PS, ValueFPR(fs, PS)<sub>31..0</sub> || ValueFPR(ft, PS)<sub>63..32</sub>)

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction



Format: PREF hint,offset(base)

MIPS32 (MIPS IV)

## **Purpose:**

To move data between memory and cache.

## **Description:** prefetch\_memory(base+offset)

PREF adds the 16-bit signed *offset* to the contents of GPR *base* to form an effective byte address. The *hint* field supplies information about the way that the data is expected to be used.

PREF enables the processor to take some action, typically prefetching the data into cache, to improve program performance. The action taken for a specific PREF instruction is both system and context dependent. Any action, including doing nothing, is permitted as long as it does not change architecturally visible state or alter the meaning of a program. Implementations are expected either to do nothing, or to take an action that increases the performance of the program.

PREF does not cause addressing-related exceptions. If the address specified would cause an addressing exception, the exception condition is ignored and no data movement occurs. However even if no data is prefetched, some action that is not architecturally visible, such as writeback of a dirty cache line, can take place.

PREF never generates a memory operation for a location with an *uncached* memory access type.

If PREF results in a memory operation, the memory access type used for the operation is determined by the memory access type of the effective address, just as it would be if the memory operation had been caused by a load or store to the effective address.

For a cached location, the expected and useful action for the processor is to prefetch a block of data that includes the effective address. The size of the block and the level of the memory hierarchy it is fetched into are implementation specific.

The *hint* field supplies information about the way the data is expected to be used. A *hint* value cannot cause an action to modify architecturally visible state. A processor may use a *hint* value to improve the effectiveness of the prefetch action.

# Prefetch (cont.)

Value	Name	Data Use and Desired Prefetch Action
0	load	Use: Prefetched data is expected to be read (not modified). Action: Fetch data as if for a load.
1	store	Use: Prefetched data is expected to be stored or modified. Action: Fetch data as if for a store.
2-3	Reserved	Reserved for future use - not available to implementations.
4	load_streamed	Use: Prefetched data is expected to be read (not modified) but not reused extensively; it "streams" through cache. Action: Fetch data as if for a load and place it in the cache so that it does not displace data prefetched as "retained."
5	store_streamed	Use: Prefetched data is expected to be stored or modified but not reused extensively; it "streams" through cache. Action: Fetch data as if for a store and place it in the cache so that it does not displace data prefetched as "retained."
6	load_retained	Use: Prefetched data is expected to be read (not modified) and reused extensively; it should be "retained" in the cache. Action: Fetch data as if for a load and place it in the cache so that it is not displaced by data prefetched as "streamed."
7	store_retained	Use: Prefetched data is expected to be stored or modified and reused extensively; it should be "retained" in the cache. Action: Fetch data as if for a store and place it in the cache so that it is not displaced by data prefetched as "streamed."

Table 3-29 Values of the hint Field for the PREF Instruction

# Table 3-29 Values of the hint Field for the PREF Instruction

8-24	Reserved	Reserved for future use - not available to implementations.
25	writeback_invalidate (also known as "nudge")	Use: Data is no longer expected to be used. Action: For a writeback cache, schedule a wirteback of any dirty data. At the completion of the writeback, mark the state of any cache lines written back as invalid.
26-29	Implementation Dependent	Unassigned by the Architecture - available for implementation-dependent use.
30	PrepareForStore	Use: Prepare the cache for writing an entire line, without the overhead involved in filling the line from memory. Action: If the reference hits in the cache, no action is taken. If the reference misses in the cache, a line is selected for replacement, any valid and dirty victim is written back to memory, the entire line is filled with zero data, and the state of the line is marked as valid and dirty.
31	Implementation Dependent	Unassigned by the Architecture - available for implementation-dependent use.
# Prefetch (cont.)

#### **Restrictions:**

None

### **Operation:**

```
vAddr ← GPR[base] + sign_extend(offset)
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD)
Prefetch(CCA, pAddr, vAddr, DATA, hint)
```

### **Exceptions:**

Prefetch does not take any TLB-related or address-related exceptions under any circumstances.

#### **Programming Notes:**

Prefetch cannot prefetch data from a mapped location unless the translation for that location is present in the TLB. Locations in memory pages that have not been accessed recently may not have translations in the TLB, so prefetch may not be effective for such locations.

Prefetch does not cause addressing exceptions. It does not cause an exception to prefetch using an address pointer value before the validity of a pointer is determined.

*Hint* field encodings whose function is described as "streamed" or "retained" convey usage intent from software to hardware. Software should not assume that hardware will always prefetch data in an optimal way. If data is to be truly retained, software should use the Cache instruction to lock data into the cache.

# **Prefetch Indexed**

31	26 25	5 21	20 16	15 1	1 10 6	5 0
COP1X		hase	index	hint	0	PREFX
010011		base	mdex	mm	00000	001111
6	·	5	5	5	5	6

Format: PREFX hint, index(base)

# MIPS64 (MIPS IV)

PREFX

### **Purpose:**

To move data between memory and cache.

**Description:** prefetch\_memory[base+index]

PREFX adds the contents of GPR *index* to the contents of GPR *base* to form an effective byte address. The *hint* field supplies information about the way the data is expected to be used.

The only functional difference between the PREF and PREFX instructions is the addressing mode implemented by the two. Refer to the PREF instruction for all other details, including the encoding of the *hint* field.

### **Restrictions:**

### **Operation:**

```
vAddr ← GPR[base] + GPR[index]
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD)
Prefetch(CCA, pAddr, vAddr, DATA, hint)
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

### **Programming Notes:**

The PREFX instruction is only available on processors that implement floating point and should never by generated by compilers in situations in which the corresponding load and store indexed floating point instructions are generated.

Also refer to the corresponding section in the PREF instruction description.

### **Pair Upper Lower**

31	26 25 2	1 20 10	5 15 11	10 6	5 0
COP1	fmt	ft	fe	fd	PUL
010001	10110	11	IS	Id	101110
6	5	5	5	5	6

Format: PUL.PS fd, fs, ft

# MIPS64 (MIPS V)

**PUL.PS** 

### **Purpose:**

To merge a pair of paired single values with realignment

**Description:** fd ← upper(fs) || lower(ft)

A new paired-single value is formed by catenating the upper single of fs (bits 63..32) and the lower single of ft (bits 31..0).

The move is non-arithmetic; it causes no IEEE 754 exceptions.

### **Restrictions:**

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *PS*. If they are not valid, the result is **UNPRE-DICTABLE**.

The result of this instruction is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

### **Operation:**

```
StoreFPR(fd, PS, ValueFPR(fs, PS)<sub>63..32</sub> || ValueFPR(ft, PS)<sub>31..0</sub>)
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# Pair Upper Upper

31	26 25 2	1 20 16	5 15 11	10 6	5 0
COP1	fmt	ft	fe	fd	PUU
010001	10110	11	IS	Id	101111
6	5	5	5	5	6

**PUU.PS** 

MIPS64 (MIPS V)

Format: PUU.PS fd, fs, ft

# **Purpose:**

To merge a pair of paired single values with realignment

**Description:** fd ← upper(fs) || upper(ft)

A new paired-single value is formed by catenating the upper single of fs (bits 63..32) and the upper single of ft (bits 63..32).

The move is non-arithmetic; it causes no IEEE 754 exceptions.

### **Restrictions:**

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *PS*. If they are not valid, the result is **UNPRE-DICTABLE**.

The result of this instruction is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

### **Operation:**

```
StoreFPR(fd, PS, ValueFPR(fs, PS)<sub>63..32</sub> || ValueFPR(ft, PS)<sub>63..32</sub>)
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Reciprocal Approximation**

31	26	25	21	20	16 15	11	10 6	5 0
COP1			<b>C</b>	0		C	<u>()</u>	RECIP
010001			fmt	00000		fs	fd	010101
6			5	5		5	5	6
Format:	RECI RECI		fd, fs fd, fs					MIPS64 (MIPS IV) MIPS64 (MIPS IV)

### **Purpose:**

To approximate the reciprocal of an FP value (quickly)

#### **Description:** fd $\leftarrow$ 1.0 / fs

The reciprocal of the value in FPR *fs* is approximated and placed into FPR *fd*. The operand and result are values in format *fmt*.

The numeric accuracy of this operation is implementation dependent; it does not meet the accuracy specified by the IEEE 754 Floating Point standard. The computed result differs from the both the exact result and the IEEE-mandated representation of the exact result by no more than one unit in the least-significant place (ULP).

It is implementation dependent whether the result is affected by the current rounding mode in FCSR.

### **Restrictions:**

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of RECIP.D is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

### **Operation:**

StoreFPR(fd, fmt, 1.0 / valueFPR(fs, fmt))

**RECIP.fmt** 

# **Reciprocal Approximation (cont.)**

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Inexact, Division-by-zero, Unimplemented Op, Invalid Op, Overflow, Underflow

# **Floating Point Round to Long Fixed Point**

**ROUND.L.fmt** 

31		26	25	21	20	16	15	11	10	6	5		0
	COP1			fmt	0		fs		fd			ROUND.L	
	010001			11110	000	00	18		Iu			001000	
	6			5	5		5		5			6	
	Format: RO		D.L.S D.L.D	fd, fs fd, fs								PS64 (MIPS PS64 (MIPS	

**Purpose:** 

To convert an FP value to 64-bit fixed point, rounding to nearest

**Description:** fd  $\leftarrow$  convert\_and\_round(fs)

The value in FPR *fs*, in format *fint*, is converted to a value in 64-bit long fixed point format and rounded to nearest/even (rounding mode 0). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{63}$  to  $2^{63}$ -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. In this case the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{63}$ -1, is written to *fd*.

### **Restrictions:**

The fields *fs* and *fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for long fixed point; if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

### **Operation:**

```
StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))
```

# Floating Point Round to Long Fixed Point (cont.)

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Inexact, Unimplemented Operation, Invalid Operation, Overflow

# ROUND.L.fmt

# **Floating Point Round to Word Fixed Point**

**ROUND.W.fmt** 

31		26	25	,	21 2	20 16	15	11	10	6	5		0
	COP1			fmt		0	fs		fd			ROUND.W	
	010001			IIIIt		00000	18		Id			001100	
	6			5		5	5		5			6	
			D.W.S D.W.D	fd, : fd, :								IPS32 (MIPS IPS32 (MIPS	

### **Purpose:**

To convert an FP value to 32-bit fixed point, rounding to nearest

**Description:** fd  $\leftarrow$  convert\_and\_round(fs)

The value in FPR *fs*, in format *fmt*, is converted to a value in 32-bit word fixed point format rounding to nearest/even (rounding mode 0). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{31}$  to  $2^{31}$ -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. In this case the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{31}$ -1, is written to *fd*.

### **Restrictions:**

The fields *fs* and *fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for word fixed point; if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

### **Operation:**

```
StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))
```

# Floating Point Round to Word Fixed Point (cont).

# ROUND.W.fmt

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Inexact, Unimplemented Operation, Invalid Operation, Overflow

## **Reciprocal Square Root Approximation**

**RSQRT.fmt** 

31		26	25	21	20 16	15 11	10 6	5 0
	COP1			fmt	0	fs	fd	RSQRT
	010001			IIIt	00000	15	lu	010110
	6			5	5	5	5	6
	Format:	RSQR' RSQR'		fd, fs fd, fs				MIPS64 (MIPS IV) MIPS64 (MIPS IV)

### **Purpose:**

To approximate the reciprocal of the square root of an FP value (quickly)

#### **Description:** fd ← 1.0 / sqrt(fs)

The reciprocal of the positive square root of the value in FPR *fs* is approximated and placed into FPR *fd*. The operand and result are values in format *fmt*.

The numeric accuracy of this operation is implementation dependent; it does not meet the accuracy specified by the IEEE 754 Floating Point standard. The computed result differs from both the exact result and the IEEE-mandated representation of the exact result by no more than two units in the least-significant place (ULP).

The effect of the current FCSR rounding mode on the result is implementation dependent.

### **Restrictions:**

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of RSQRT.D is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

#### **Operation:**

StoreFPR(fd, fmt, 1.0 / SquareRoot(valueFPR(fs, fmt)))

# **Reciprocal Square Root Approximation (cont.)**

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Inexact, Division-by-zero, Unimplemented Operation, Invalid Operation, Overflow, Underflow



To store a byte to memory

**Description:** memory[base+offset] ← rt

The least-significant 8-bit byte of GPR *rt* is stored in memory at the location specified by the effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

None

### **Operation:**

# **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error

# **Store Conditional Word**

31	26	25 21	20 16	15 0
SC		base	rt	offset
111000		base	it i	Unset
6		5	5	16

Format: SC rt, offset(base)

MIPS32 (MIPS II)

SC

### **Purpose:**

To store a word to memory to complete an atomic read-modify-write

**Description:** if atomic\_update then memory[base+offset]  $\leftarrow$  rt, rt  $\leftarrow$  1 else rt  $\leftarrow$  0

The LL and SC instructions provide primitives to implement atomic read-modify-write (RMW) operations for cached memory locations.

The 16-bit signed offset is added to the contents of GPR base to form an effective address.

The SC completes the RMW sequence begun by the preceding LL instruction executed on the processor. To complete the RMW sequence atomically, the following occur:

- The least-significant 32-bit word of GPR *rt* is stored into memory at the location specified by the aligned effective address.
- A 1, indicating success, is written into GPR rt.

Otherwise, memory is not modified and a 0, indicating failure, is written into GPR rt.

If either of the following events occurs between the execution of LL and SC, the SC fails:

- A coherent store is completed by another processor or coherent I/O module into the block of physical memory containing the word. The size and alignment of the block is implementation dependent, but it is at least one word and at most the minimum page size.
- An exception occurs on the processor executing the LL/SC.

If either of the following events occurs between the execution of LL and SC, the SC may succeed or it may fail; the success or failure is not predictable. Portable programs should not cause one of these events.

- A load, store, or prefetch is executed on the processor executing the LL/SC.
- The instructions executed starting with the LL and ending with the SC do not lie in a 2048-byte contiguous region of virtual memory. The region does not have to be aligned, other than the alignment required for instruction words.

The following conditions must be true or the result of the SC is undefined:

- Execution of SC must have been preceded by execution of an LL instruction.
- A RMW sequence executed without intervening exceptions must use the same address in the LL and SC. The address is the same if the virtual address, physical address, and cache-coherence algorithm are identical.

#### **Store Conditional Word (cont.)**

Atomic RMW is provided only for cached memory locations. The extent to which the detection of atomicity operates correctly depends on the system implementation and the memory access type used for the location:

- **MP atomicity:** To provide atomic RMW among multiple processors, all accesses to the location must be made with a memory access type of *cached coherent*.
- Uniprocessor atomicity: To provide atomic RMW on a single processor, all accesses to the location must be made with memory access type of either *cached noncoherent* or *cached coherent*. All accesses must be to one or the other access type, and they may not be mixed.

**I/O System:** To provide atomic RMW with a coherent I/O system, all accesses to the location must be made with a memory access type of *cached coherent*. If the I/O system does not use coherent memory operations, then atomic RMW cannot be provided with respect to the I/O reads and writes.

#### **Restrictions:**

The addressed location must have a memory access type of *cached noncoherent* or *cached coherent*; if it does not, the result is undefined.

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

#### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
   SignalException(AddressError)
endif
(pAddr, CCA)← AddressTranslation (vAddr, DATA, STORE)
pAddr ← pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor (ReverseEndian || 0<sup>2</sup>))
bytesel← vAddr<sub>2..0</sub> xor (BigEndianCPU || 0<sup>2</sup>)
datadoubleword← GPR[rt]<sub>63-8*bytesel..0</sub> || 0<sup>8*bytesel</sup>
if LLbit then
   StoreMemory (CCA, WORD, datadoubleword, pAddr, vAddr, DATA)
endif
GPR[rt]← 0<sup>63</sup> || LLbit
```

# **Store Conditional Word (cont.)**

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error, Reserved Instruction

### **Programming Notes:**

LL and SC are used to atomically update memory locations, as shown below.

```
L1:

LL T1, (T0) # load counter

ADDI T2, T1, 1 # increment

SC T2, (T0) # try to store, checking for atomicity

BEQ T2, 0, L1 # if not atomic (0), try again

NOP # branch-delay slot
```

Exceptions between the LL and SC cause SC to fail, so persistent exceptions must be avoided. Some examples of these are arithmetic operations that trap, system calls, and floating point operations that trap or require software emulation assistance.

LL and SC function on a single processor for *cached noncoherent* memory so that parallel programs can be run on uniprocessor systems that do not support *cached coherent* memory access types.

# **Store Conditional Doubleword**

31	26	25 21	20 16	15 0	)
SCD		base	rt	offset	
111100		Dase	п	Oliset	
6		5	5	16	_

Format: SCD rt, offset(base)

# MIPS64 (MIPS III)

### **Purpose:**

To store a doubleword to memory to complete an atomic read-modify-write

**Description:**if atomic\_update then memory[base+offset]  $\leftarrow$  rt, rt  $\leftarrow$  1 else rt  $\leftarrow$  0

The 16-bit signed offset is added to the contents of GPR base to form an effective address.

The SCD completes the RMW sequence begun by the preceding LLD instruction executed on the processor.

If it would complete the RMW sequence atomically, the following occur:

- The 64-bit doubleword of GPR rt is stored into memory at the location specified by the aligned effective address.
- A 1, indicating success, is written into GPR rt.

Otherwise, memory is not modified and a 0, indicating failure, is written into GPR rt.

If either of the following events occurs between the execution of LLD and SCD, the SCD fails:

- Another processor completes a coherent store or a coherent I/O module into the block of physical memory containing the word. The size and alignment of the block is implementation dependent, but it is at least one doubleword and at most the minimum page size.
- An exception occurs on the processor executing the LLD/SCD.

An implementation may detect an exception in one of three ways:

- · detect exceptions and fail when an exception occurs
- fail after the return-from-interrupt instruction (RFE or ERET) is executed
- both of the above

If either of the following events occurs between the execution of LLD and SCD, the SCD may succeed or it may fail; success or failure is not predictable. Portable programs should not cause these events:

- A memory access instruction (load, store, or prefetch) is executed on the processor executing the LLD/SCD.
- The instructions executed starting with the LLD and ending with the SCD do not lie in a 2048-byte contiguous region of virtual memory. (The region does not have to be aligned, other than the alignment required for instruction words.)

The following two conditions must be true or the result of the SCD is undefined:

- Execution of the SCD must be preceded by execution of an LLD instruction.
- An RMW sequence executed without intervening exceptions must use the same address in the LLD and SCD. The address is the same if the virtual address, physical address, and cache-coherence algorithm are identical.

SCD

### Store Conditional Doubleword (cont.)

Atomic RMW is provided only for memory locations with *cached noncoherent* or *cached coherent* memory access types. The extent to which the detection of atomicity operates correctly depends on the system implementation and the memory access type used for the location:

- **MP atomicity:** To provide atomic RMW among multiple processors, all accesses to the location must be made with a memory access type of *cached coherent*.
- Uniprocessor atomicity: To provide atomic RMW on a single processor, all accesses to the location must be made with memory access type of either *cached noncoherent* or *cached coherent*. All accesses must be to one or the other access type, and they may not be mixed.
- **I/O System:** To provide atomic RMW with a coherent I/O system, all accesses to the location must be made with a memory access type of *cached coherent*. If the I/O system does not use coherent memory operations, then atomic RMW cannot be provided with respect to the I/O reads and writes.

This section applies to User-mode operation on all MIPS processors that support the MIPS III architecture. There may be other implementation-specific events, such as privileged CP0 instructions, that can cause an SCD instruction to fail in some cases. System programmers using LLD/SCD should consult implementation-specific documentation.

### **Restrictions:**

The addressed location must have a memory access type of *cached noncoherent* or *cached coherent*; if it does not, the result is undefined. The 64-bit doubleword of register *rt* is conditionally stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The effective address must be naturally-aligned. If any of the 3 least-significant bits of the address is non-zero, an Address Error exception occurs.

### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>2..0</sub> ≠ 0<sup>3</sup> then
   SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
datadoubleword ← GPR[rt]
if LLbit then
   StoreMemory (CCA, DOUBLEWORD, datadoubleword, pAddr, vAddr, DATA)
endif
GPR[rt] ← 0<sup>63</sup> || LLbit
```

# Store Conditional Doubleword (cont.)

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error, Reserved Instruction

### **Programming Notes:**

LLD and SCD are used to atomically update memory locations, as shown below.

L1: LLD T1, (T0) # load counter ADDI T2, T1, 1 # increment SCD T2, (T0) # try to store, # checking for atomicity BEQ T2, 0, L1 # if not atomic (0), try again NOP # branch-delay slot

Exceptions between the LLD and SCD cause SCD to fail, so persistent exceptions must be avoided. Some examples of such exceptions are arithmetic operations that trap, system calls, and floating point operations that trap or require software emulation assistance.

LLD and SCD function on a single processor for cached *noncoherent memory* so that parallel programs can be run on uniprocessor systems that do not support *cached coherent* memory access types.

# **Store Doubleword**

31	26	25 21	20 16	15 0
	SD	base	rt	offset
	111111	base	rt	Uliset
	6	5	5	16

Format: SD rt, offset(base)

MIPS64 (MIPS III)

SD

### **Purpose:**

To store a doubleword to memory

**Description:** memory[base+offset] ← rt

The 64-bit doubleword in GPR *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

The effective address must be naturally-aligned. If any of the 3 least-significant bits of the effective address is non-zero, an Address Error exception occurs.

### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>2..0</sub> ≠ 0<sup>3</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA)← AddressTranslation (vAddr, DATA, STORE)
datadoubleword← GPR[rt]
StoreMemory (CCA, DOUBLEWORD, datadoubleword, pAddr, vAddr, DATA)
```

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error, Reserved Instruction

## **Software Debug Breakpoint**

**SDBBP** 

**EJTAG** 



#### Format: SDBBP code

#### **Purpose:**

To cause a debug breakpoint exception

### **Description:**

This instruction causes a debug exception, passing control to the debug exception handler. The code field can be used for passing information to the debug exception handler, and is retrieved by the debug exception handler only by loading the contents of the memory word containing the instruction, using the DEPC register. The CODE field is not used in any way by the hardware.

## **Restrictions:**

### **Operation:**

```
If Debug<sub>DM</sub> = 0 then
    SignalDebugBreakpointException()
else
    SignalDebugModeBreakpointException()
endif
```

### **Exceptions:**

Debug Breakpoint Exception

#### **Store Doubleword from Floating Point** 31 26 25 21 20 16 15 SDC1 base ft offset 111101 5 5 6 16 Format: SDC1 ft, offset(base)

**Purpose:** 

To store a doubleword from an FPR to memory

**Description:** memory[base+offset] ← ft

The 64-bit doubleword in FPR ft is stored in memory at the location specified by the aligned effective address. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

### **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>2.0</sub>  $\neq$  0 (not doubleword-aligned).

### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr_{2..0} \neq 0^3 then
  SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
StoreMemory(CCA, DOUBLEWORD, datadoubleword, pAddr, vAddr, DATA)
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified, Address Error

# SDC1

0

MIPS32 (MIPS II)

Store Doub	leword fro	om Coprocessor 2			SDC2
31	26	25 21	20 16	15	0
	DC2 1110	base	rt	offset	
	6	5	5	16	
Form	nat: SDC2	rt, offset(ba	se)		MIPS32

To store a doubleword from a Coprocessor 2 register to memory

**Description:** memory[base+offset] ← rt

The 64-bit doubleword in Coprocessor 2 register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>2..0</sub>  $\neq$  0 (not doubleword-aligned).

### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>2..0</sub> ≠ 0<sup>3</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
datadoubleword ← CPR[2,rt,0]
StoreMemory(CCA, DOUBLEWORD, datadoubleword, pAddr, vAddr, DATA)
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified, Address Error



To store the most-significant part of a doubleword to an unaligned memory address

**Description:** memory[base+offset] ← Some\_Bytes\_From rt

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the most-significant of 8 consecutive bytes forming a doubleword (*DW*) in memory, starting at an arbitrary byte boundary.

A part of *DW*, the most-significant 1 to 8 bytes, is in the aligned doubleword containing *EffAddr*. The same number of most-significant (left) bytes of GPR *rt* are stored into these bytes of *DW*.

The figure below illustrates this operation for big-endian byte ordering. The 8 consecutive bytes in 2..9 form an unaligned doubleword starting at location 2. A part of DW, 6 bytes, is located in the aligned doubleword containing the most-significant byte at 2. First, SDL stores the 6 most-significant bytes of the source register into these bytes in memory. Next, the complementary SDR instruction stores the remainder of DW.





### **Store Doubleword Left (cont.)**

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned doubleword—that is, the low 3 bits of the address (vAddr2..0)—and the current byte-ordering mode of the processor (big- or little-endian). The figure below shows the bytes stored for every combination of offset and byte ordering.

	Ini	itial N	Aemo	ory Co	onten	ts an	d By	te Offsets			(	Conter	nts of			
most	t	<u> </u>	signif	icanco	e —		least	t			Sou	irce R	legiste	r		
0	1	2	3	4	5	6	7	←big-endian	most		_	signif	icance	e—		least
i	j	k	1	m	n	0	р	]	Α	В	С	D	Е	F	G	Η
7	6	5	4	3	2	1	0	$\leftarrow$ little-endian	offset							
				Me	mory	con	tents	after instruction	n (shad	ed is u	uncha	nged)				
	Bi	ig-en	dian l	oyte o	orderi	ng		vAddr <sub>20</sub>		Lit	tle-en	dian b	yte oi	dering	g	
Α	В	С	D	Е	F	G	Η	0	i	j	k	1	m	n	0	Α
i	А	В	С	D	Е	F	G	1	i	j	k	1	m	n	A	В
i	j	А	В	С	D	Е	F	2	i	j	k	1	m	Α	В	С
i	j	k	А	В	С	D	Е	3	i	j	k	1	Α	В	С	D
i	j	k	1	Α	В	С	D	4	i	j	k	А	В	С	D	Е
i	j	k	1	m	Α	В	С	5	i	j	Α	В	С	D	Е	F
i	j	k	1	m	n	Α	В	6	i	А	В	С	D	Е	F	G
i	j	k	1	m	n	0	Α	7	A	В	С	D	Е	F	G	Н
								-								

# Figure 3-12 Bytes Stored by an SDL Instruction

### **Restrictions:**

# **Store Doubleword Left (cont.)**

### **Operation:**

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error, Reserved Instruction



To store the least-significant part of a doubleword to an unaligned memory address

**Description:** memory[base+offset] ← Some\_Bytes\_From rt

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the least-significant of 8 consecutive bytes forming a doubleword (*DW*) in memory, starting at an arbitrary byte boundary.

A part of *DW*, the least-significant 1 to 8 bytes, is in the aligned doubleword containing *EffAddr*. The same number of least-significant (right) bytes of GPR *rt* are stored into these bytes of *DW*.

The figure below illustrates this operation for big-endian byte ordering. The 8 consecutive bytes in 2..9 form an unaligned doubleword starting at location 2. A part of DW, 2 bytes, is located in the aligned doubleword containing the least-significant byte at 9. First, SDR stores the 2 least-significant bytes of the source register into these bytes in memory. Next, the complementary SDL stores the remainder of DW.





# Store Doubleword Right (cont.)

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned doubleword—that is, the low 3 bits of the address (vAddr2..0)—and the current byte ordering mode of the processor (big- or little-endian). Figure 3-14 shows the bytes stored for every combination of offset and byte-ordering.

Initial Memory contents and byte offsets								Contents of								
most — significance — least								Sou	irce	Regi	ster					
0	1	2	3	4	5	6	7	←bigendian	mos	t	— s	ignif	icanc	e —		least
i	j	k	1	m	n	0	р		Α	В	С	D	Е	F	G	Η
7	6	5	4	3	2	1	0	$\leftarrow$ little-endian	offse	t						
Memory contents after instruction (shaded is unchanged)																
	Big	g-end	lian t	oyte o	order	ing		vAddr <sub>20</sub>		Litt	le-en	dian	byte	orde	ring	
Η	j	k	1	m	n	0	р	0	Α	В	С	D	Е	F	G	Η
G	Н	k	1	m	n	0	р	1	В	С	D	Е	F	G	Η	р
F	G	Н	1	m	n	0	р	2	С	D	Е	F	G	Н	0	р
Е	F	G	Н	m	n	0	р	3	D	Е	F	G	Н	n	0	р
D	Е	F	G	Н	n	0	р	4	Е	F	G	Н	m	n	0	р
C	D	Е	F	G	Н	0	р	5	F	G	Н	1	m	n	0	р
В	С	D	Е	F	G	Н	р	6	G	Н	k	1	m	n	0	р
Α	В	С	D	Е	F	G	Н	7	Н	j	k	1	m	n	0	р
								-								

# Figure 3-14 Bytes Stored by an SDR Instruction

### **Restrictions:**

# Store Doubleword Right (cont.)

### **Operation:**

```
 \begin{array}{ll} {\rm vAddr} & \leftarrow {\rm sign\_extend(offset)} + {\rm GPR[base]} \\ ({\rm pAddr}, {\rm CCA}) \leftarrow {\rm AddressTranslation} \; ({\rm vAddr}, {\rm DATA}, {\rm STORE}) \\ {\rm pAddr} & \leftarrow {\rm pAddr}_{{\rm PSIZE-1..3}} \; || \; ({\rm pAddr}_{2..0} \; \, {\rm xor} \; \, {\rm ReverseEndian}^3) \\ {\rm If \; BigEndianMem = 0 \; then} \\ & {\rm pAddr} \leftarrow {\rm pAddr}_{{\rm PSIZE-1..3}} \; || \; 0^3 \\ {\rm endif} \\ {\rm bytesel} \leftarrow {\rm vAddr}_{1..0} \; {\rm xor} \; {\rm BigEndianCPU}^3 \\ {\rm datadoubleword} \leftarrow \; {\rm GPR[rt]_{63-8 \star bytesel}} \; || \; 0^{8 \star bytesel} \\ {\rm StoreMemory} \; ({\rm CCA}, \; {\rm DOUBLEWORD-byte}, \; {\rm datadoubleword}, \; {\rm pAddr}, \; {\rm vAddr}, \; {\rm DATA}) \\ \end{array}
```

# **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error, Reserved Instruction

e Doubleword	d Inc	lexed from Flo	ating Poi	nt						SD
31	26	25 2	21 20	16	15	11	10	6 5	5	(
COP1X					G		0		SDXC1	
010011		base	in	dex	fs		00000		001001	
6		5		5	5		5		6	

To store a doubleword from an FPR to memory (GPR+GPR addressing)

**Description:** memory[base+index] ← fs

The 64-bit doubleword in FPR *fs* is stored in memory at the location specified by the aligned effective address. The contents of GPR *index* and GPR *base* are added to form the effective address.

### **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>2..0</sub>  $\neq$  0 (not doubleword-aligned).

### **Operation:**

```
vAddr ← GPR[base] + GPR[index]
if vAddr<sub>2..0</sub> ≠ 0<sup>3</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
datadoubleword ← ValueFPR(ft, UNINTERPRETED_DOUBLEWORD)
StoreMemory(CCA, DOUBLEWORD, datadoubleword, pAddr, vAddr, DATA)
```

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Coprocessor Unusable, Address Error, Reserved Instruction.

# **Store Halfword**

31	26	25 21	20 16	15 0
	SH 101001	base	rt	offset
	6	5	5	16

Format: SH rt, offset(base)

**Purpose:** 

To store a halfword to memory

**Description:** memory[base+offset] ← rt

The least-significant 16-bit halfword of register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

#### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>0</sub> ≠ 0 then
   SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
pAddr ← pAddr<sub>PSIZE-1..3</sub> || (pAddr1<sub>2..0</sub> xor (ReverseEndian<sup>2</sup> || 0))
bytesel← vAddr1<sub>2..0</sub> xor (BigEndianCPU<sup>2</sup> || 0)
datadoubleword← GPR[rt]<sub>63-8*bytese1..0</sub> || 0<sup>8*bytese1</sup>
StoreMemory (CCA, HALFWORD, datadoubleword, pAddr, vAddr, DATA)
```

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error

SH

MIPS32 (MIPS I)

Shi	ift Word Left Lo	ogical	1								SLL
	31	26	25	21 20	16	15	11	10	6	5	0
	SPECIAL 000000		0 00000		rt	rd		sa		SLL 000000	
	6		5		5	5		5		6	
	Format: s	LL r	d, rt, sa							MIPS32 (MIP	SI)

To left-shift a word by a fixed number of bits

### **Description:** rd $\leftarrow$ rt << sa

The contents of the low-order 32-bit word of GPR *rt* are shifted left, inserting zeros into the emptied bits; the word result is sign-extended and placed in GPR *rd*. The bit-shift amount is specified by *sa*.

#### **Restrictions:**

None

#### **Operation:**

```
s \leftarrow sa
temp \leftarrow GPR[rt]_{(31-s)..0} || 0^{s}
GPR[rd] \leftarrow sign_extend(temp)
```

#### **Exceptions:**

None

### **Programming Notes:**

Unlike nearly all other word operations, the SLL input operand does not have to be a properly sign-extended word value to produce a valid sign-extended 32-bit result. The result word is always sign-extended into a 64-bit destination register; this instruction with a zero shift amount truncates a 64-bit value to 32 bits and sign-extends it.

SLL r0, r0, 0, expressed as NOP, is the assembly idiom used to denote no operation.

SLL r0, r0, 1, expressed as SSNOP, is the assembly idiom used to denote no operation that causes an issue break on superscalar processors.



# Purpose: To left-shift a word by a variable number of bits

### **Description:** $rd \leftarrow rt \ll rs$

The contents of the low-order 32-bit word of GPR *rt* are shifted left, inserting zeros into the emptied bits; the result word is sign-extended and placed in GPR *rd*. The bit-shift amount is specified by the low-order 5 bits of GPR *rs*.

### **Restrictions: None**

#### **Operation:**

 $s \leftarrow GPR[rs]_{4..0}$ temp  $\leftarrow GPR[rt]_{(31-s)..0} || 0^{s}$ GPR[rd]  $\leftarrow$  sign\_extend(temp)

### **Exceptions: None**

### **Programming Notes:**

Unlike nearly all other word operations, the input operand does not have to be a properly sign-extended word value to produce a valid sign-extended 32-bit result. The result word is always sign-extended into a 64-bit destination register; this instruction with a zero shift amount truncates a 64-bit value to 32 bits and sign-extends it.

Set	on Less Than										SLT
	31	26	25	21 20	1	6 15	11	10	6 5	5	0
[	SPECIAL						_	0		SLT	
	000000		rs		rt		rd	00000		101010	
	6		5		5	·	5	5		6	
	Format: s	LT r	d, rs, rt							MIPS32 (MIP	PS I)

To record the result of a less-than comparison

**Description:** rd ← (rs < rt)

Compare the contents of GPR *rs* and GPR *rt* as signed integers and record the Boolean result of the comparison in GPR *rd*. If GPR *rs* is less than GPR *rt*, the result is 1 (true); otherwise, it is 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

#### **Restrictions:**

None

### **Operation:**

```
if GPR[rs] < GPR[rt] then

GPR[rd] \leftarrow 0^{\text{GPRLEN-1}} || 1

else

GPR[rd] \leftarrow 0^{\text{GPRLEN}}

endif
```

# **Exceptions:**

None

t on Less Tł	nan Imn	nediate			SLT
31	26	25	21 20 16	i 15	0
SLT 00101		rs	rt	immediate	
6		5	5	16	
Format	: SLTI	rt, rs, imm	nediate	MIP	S32 (MIPS I)

To record the result of a less-than comparison with a constant

**Description:** rt ← (rs < immediate)

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers and record the Boolean result of the comparison in GPR *rt*. If GPR *rs* is less than *immediate*, the result is 1 (true); otherwise, it is 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

#### **Restrictions:**

None

#### **Operation:**

```
if GPR[rs] < sign_extend(immediate) then

GPR[rd] \leftarrow 0^{\text{GPRLEN-1}}|| 1

else

GPR[rd] \leftarrow 0^{\text{GPRLEN}}

endif
```

### **Exceptions:**

None

Set	on Less Thar	ı Imn	ediate Unsigned	SI	TIU	
	31	26	25 21	20 16	15 (	)
	SLTIU 001011		rs	rt	immediate	
	6		5	5	16	
	Format:	SLTI	U rt, rs, imme	diate	MIPS32 (MIPS	I)

To record the result of an unsigned less-than comparison with a constant

**Description:**rt ← (rs < immediate)

Compare the contents of GPR *rs* and the sign-extended 16-bit *immediate* as unsigned integers and record the Boolean result of the comparison in GPR *rt*. If GPR *rs* is less than *immediate*, the result is 1 (true); otherwise, it is 0 (false).

Because the 16-bit *immediate* is sign-extended before comparison, the instruction can represent the smallest or largest unsigned numbers. The representable values are at the minimum [0, 32767] or maximum [max\_unsigned-32767, max\_unsigned] end of the unsigned range.

The arithmetic comparison does not cause an Integer Overflow exception.

### **Restrictions:**

None

### **Operation:**

```
if (0 || GPR[rs]) < (0 || sign_extend(immediate)) then

GPR[rd] \leftarrow 0^{\text{GPRLEN-1}} || 1

else

GPR[rd] \leftarrow 0^{\text{GPRLEN}}

endif
```

### **Exceptions:**

None
Set	on Less Than U	J <b>ns</b> i	igned									SLTU
	31	26	25	21 20	)	16	15	11	10	6	5	0
ſ	SPECIAL						<b>.</b> I		0		SLTU	
	000000		rs		rt		rd		00000		101011	
	6		5		5		5		5		6	
	Format: s	LTU	rd, rs, rt								MIPS32 (MI	PS I)

To record the result of an unsigned less-than comparison

**Description:** rd ← (rs < rt)

Compare the contents of GPR *rs* and GPR *rt* as unsigned integers and record the Boolean result of the comparison in GPR *rd*. If GPR *rs* is less than GPR *rt*, the result is 1 (true); otherwise, it is 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

#### **Restrictions:**

None

### **Operation:**

```
if (0 || GPR[rs]) < (0 || GPR[rt]) then

GPR[rd] \leftarrow 0^{\text{GPRLEN-1}} || 1

else

GPR[rd] \leftarrow 0^{\text{GPRLEN}}

endif
```

# **Exceptions:**

# **Floating Point Square Root**

SQRT.fmt

3	1	26	25	21	20 10	5 15	11	10	6	5 0
	COP1		fmt		0	fs		fd		SQRT
	010001		11110		00000	18		Iu		000100
	6		5		5	5		5		6
	<b>Format:</b> sç sç		.S fd, fs .D fd, fs							MIPS32 (MIPS II) MIPS32 (MIPS II)

#### **Purpose:**

To compute the square root of an FP value

**Description:** fd  $\leftarrow$  SQRT(fs)

The square root of the value in FPR *fs* is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, and placed into FPR *fd*. The operand and result are values in format *fmt*.

If the value in FPR fs corresponds to -0, the result is -0.

#### **Restrictions:**

If the value in FPR *fs* is less than 0, an Invalid Operation condition is raised.

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

### **Operation:**

```
StoreFPR(fd, fmt, SquareRoot(ValueFPR(fs, fmt)))
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Invalid Operation, Inexact, Unimplemented Operation

Shi	ft Word Right	Arit	hmetic									SRA
	31	26	25	21	20	16	15	11	10	6	5	0
	SPECIAL 000000		0 00000		rt		rd		sa		SRA 000011	
	6		5		5		5		5		6	
	Format: SR	Ar	d, rt, sa								MIPS32 (MIP	SI)

To execute an arithmetic right-shift of a word by a fixed number of bits

**Description:**  $rd \leftarrow rt >> sa$  (arithmetic)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, duplicating the sign-bit (bit 31) in the emptied bits; the word result is sign-extended and placed in GPR *rd*. The bit-shift amount is specified by *sa*.

### **Restrictions:**

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal), then the result of the operation is UNPREDICTABLE.

#### **Operation:**

```
if NotWordValue(GPR[rt]) then
    UndefinedResult()
endif
s ← sa
temp ← (GPR[rt]<sub>31</sub>)<sup>s</sup> || GPR[rt]<sub>31..s</sub>
GPR[rd]← sign_extend(temp)
```

### **Exceptions:** None

hift Word R	ight Arit	hmetic Varia	able						SRAV
31	26	25	21 20	16	15	11	10	65	0
SPEC 0000		rs		rt	rd		0 00000	SRAV 00011	
6		5	l	5	5		5	6	
Forma	I <b>t:</b> SRAV	rd, rt, r	S					MIPS32 (	MIPS I)

To execute an arithmetic right-shift of a word by a variable number of bits

**Description:** rd ← rt >> rs (arithmetic)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, duplicating the sign-bit (bit 31) in the emptied bits; the word result is sign-extended and placed in GPR *rd*. The bit-shift amount is specified by the low-order 5 bits of GPR *rs*.

# **Restrictions:**

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal), then the result of the operation is UNPREDICTABLE.

## **Operation:**

```
if NotWordValue(GPR[rt]) then

UndefinedResult()

endif

s \leftarrow GPR[rs]_{4..0}

temp \leftarrow (GPR[rt]_{31})^s || GPR[rt]_{31..s}

GPR[rd] \leftarrow sign_extend(temp)
```

### **Exceptions:**

Shift Word F	Right Log	ical									SRL
31	26	25	21	20	16	15	11	10	6	5	0
	CIAL 000	0 00000		rt		rd		sa			RL 0010
(	5	5		5		5		5			6
Form	at: SRL	rd, rt, sa								MIPS32	2 (MIPS I)

To execute a logical right-shift of a word by a fixed number of bits

**Description:**  $rd \leftarrow rt >> sa$  (logical)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, inserting zeros into the emptied bits; the word result is sign-extended and placed in GPR *rd*. The bit-shift amount is specified by *sa*.

### **Restrictions:**

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal), then the result of the operation is UNPREDICTABLE.

#### **Operation:**

```
if NotWordValue(GPR[rt]) then
    UndefinedResult()
endif
s ← sa
temp ← 0<sup>s</sup> || GPR[rt]<sub>31..s</sub>
GPR[rd]← sign_extend(temp)
```

### **Exceptions:**

ft Word Right	Logi	ical Variable								SR
31	26	25	21 20	16	15	11	10	6	5	0
SPECIAL					1		0		SRLV	
000000		rs		rt	rd		00000		000110	
6		5		5	5		5		6	

To execute a logical right-shift of a word by a variable number of bits

**Description:**  $rd \leftarrow rt >> rs$  (logical)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, inserting zeros into the emptied bits; the word result is sign-extended and placed in GPR *rd*. The bit-shift amount is specified by the low-order 5 bits of GPR *rs*.

# **Restrictions:**

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal), then the result of the operation is UNPREDICTABLE.

#### **Operation:**

```
if NotWordValue(GPR[rt]) then

UndefinedResult()

endif

s \leftarrow GPR[rs]<sub>4..0</sub>

temp \leftarrow 0<sup>s</sup> || GPR[rt]<sub>31..s</sub>

GPR[rd]\leftarrow sign_extend(temp)
```

### **Exceptions:**

# **Superscalar No Operation**

31	26	25 21	20 16	15 11	10 6	5 0
SPECIAL		0	0	0	1	SLL
000000		00000	00000	00000	00001	000000
6		5	5	5	5	6

Format: SSNOP

**Purpose:** 

Break superscalar issue on a superscalar processor.

### **Description:**

SSNOP is the assembly idiom used to denote superscalar no operation. The actual instruction is interpreted by the hardware as SLL r0, r0, 1.

This instruction alters the instruction issue behavior on a superscalar processor by forcing the SSNOP instruction to single-issue. The processor must then end the current instruction issue between the instruction previous to the SSNOP and the SSNOP. The SSNOP then issues alone in the next issue slot.

On a single-issue processor, this instruction is a NOP that takes an issue slot.

#### **Restrictions:**

None

**Operation:** 

None

**Exceptions:** 

None

### **Programming Notes:**

SSNOP is intended for use primarily to allow the programmer control over CP0 hazards by converting instructions into cycles in a superscalar processor. For example, to insert at least two cycles between an MTC0 and an ERET, one would use the following sequence:

mtc0 x,y ssnop ssnop eret

Based on the normal issues rules of the processor, the MTCO issues in cycle T. Because the SSNOP instructions must issue alone, they may issue no earlier than cycle T+1 and cycle T+2, respectively. Finally, the ERET issues no earlier than cycle T+3. Note that although the instruction after an SSNOP may issue no earlier than the cycle after the SSNOP is issued, that instruction may issue later. This is because other implementation-dependent issue rules may apply that prevent an issue in the next cycle. Processors should not introduce any unnecessary delay in issuing SSNOP instructions.

**SSNOP** 

MIPS32

Subtract Wo	rd						SUB
31	26	25 2	21 20 16	5 15 1	1 10 6	5	0
	CIAL	rs	rt	rd	0	SUB	
	0000 6	5	5	5	<u> </u>	100010 6	
Form	at: SUB :	rd, rs, rt				MIPS32 (MIP	PS I)

To subtract 32-bit integers. If overflow occurs, then trap

**Description:** rd  $\leftarrow$  rs - rt

The 32-bit word value in GPR *rt* is subtracted from the 32-bit value in GPR *rs* to produce a 32-bit result. If the subtraction results in 32-bit 2's complement arithmetic overflow, then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 32-bit result is sign-extended and placed into GPR *rd*.

# **Restrictions:**

On 64-bit processors, if either GPR *rt* or GPR *rs* does not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is **UNPREDICTABLE**.

## **Operation:**

```
if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then
    UndefinedResult()
endif
temp ← (GPR[rs]<sub>31</sub>||GPR[rs]<sub>31..0</sub>) - (GPR[rt]<sub>31</sub>||GPR[rt]<sub>31..0</sub>)
if temp<sub>32</sub> ≠ temp<sub>31</sub> then
    SignalException(IntegerOverflow)
else
    GPR[rd] ← sign_extend(temp<sub>31..0</sub>)
endif
```

# **Exceptions:**

Integer Overflow

### **Programming Notes:**

SUBU performs the same arithmetic operation but does not trap on overflow.

## **Floating Point Subtract**

SUB.fmt

1	26	25 21	1 20 1	6 15	11 10	6 5	0
COL	P1	6	C	C.	61	SU	В
0100	001	fmt	ft	fs	fd	0000	001
6		5	5	5	5	6	
Forma	t: SUB.S	fd, fs, ft				MIPS32	(MIPS I
	SUB.D	fd, fs, ft				MIPS32	(MIPS I)

Purpose:

To subtract FP values

**Description:** fd  $\leftarrow$  fs - ft

The value in FPR *ft* is subtracted from the value in FPR *fs*. The result is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, and placed into FPR *fd*. The operands and result are values in format *fmt*. SUB.PS subtracts the upper and lower halves of FPR *fs* and FPR *ft* independently, and ORs together any generated exceptional conditions.

#### **Restrictions:**

The fields *fs*, *ft*, and *fd* must specify FPRs valid for operands of type *fmt*. If they are not valid, the result is **UNPRE-DICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of SUB.PS is **UNPREDICTABLE** if the processor is executing in 16 FP registers mode.

#### **Operation:**

```
StoreFPR (fd, fmt, ValueFPR(fs, fmt) -<sub>fmt</sub> ValueFPR(ft, fmt))
```

## **CPU Exceptions:**

Coprocessor Unusable, Reserved Instruction

### **FPU Exceptions:**

Inexact, Overflow, Underflow, Invalid Op, Unimplemented Op

# Subtract Unsigned Word

31	26	25	21	20	16 15	5 11	10 6	5	0
	SPECIAL					1	0	SUBU	
	000000	rs		rt		rd	00000	100011	
	6	5		5		5	5	6	

**SUBU** 

MIPS32 (MIPS I)

Format: SUBU rd, rs, rt

#### **Purpose:**

To subtract 32-bit integers

**Description:**  $rd \leftarrow rs - rt$ 

The 32-bit word value in GPR *rt* is subtracted from the 32-bit value in GPR *rs* and the 32-bit arithmetic result is sign-extended and placed into GPR *rd*.

No integer overflow exception occurs under any circumstances.

## **Restrictions:**

On 64-bit processors, if either GPR *rt* or GPR *rs* does not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is **UNPREDICTABLE**.

### **Operation:**

```
if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then
     UndefinedResult()
endif
temp ← GPR[rs] - GPR[rt]
GPR[rd]← sign_extend(temp)
```

### **Exceptions:**

None

### **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

Store	Store Doubleword Indexed Unaligned from Floating Point SU2									
31		26 25 2	1 20 16	5 15 11	10 6	5 0				
	COP1X			C.	0	SUXC1				
	010011	base	index	fs	00000	001101				
	6	5	5	5	5	6				
	Format: SUXC1 fs, index(base) MIPS64 (MIPS )									

To store a doubleword from an FPR to memory (GPR+GPR addressing) ignoring alignment

**Description:** memory[(base+index)<sub>PSIZE-1..3</sub>] ← fs

The contents of the 64-bit doubleword in FPR *fs* is stored at the memory location specified by the effective address. The contents of GPR *index* and GPR *base* are added to form the effective address. The effective address is double-word-aligned; EffectiveAddress<sub>2.0</sub> are ignored.

## **Restrictions:**

The result of this instruction is undefined if the processor is executing in 16 FP registers mode.

# **Operation:**

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified



To store a word to memory

**Description:** memory[base+offset] ← rt

The least-significant 32-bit word of register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

# **Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

## **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
   SignalException(AddressError)
endif
(pAddr, CCA)← AddressTranslation (vAddr, DATA, STORE)
pAddr ← pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor (ReverseEndian || 0<sup>2</sup>))
bytesel← vAddr<sub>2..0</sub> xor (BigEndianCPU || 0<sup>2</sup>)
datadoubleword← GPR[rt]<sub>63-8*bytese1..0</sub> || 0<sup>8*bytese1</sup>
StoreMemory (CCA, WORD, datadoubleword, pAddr, vAddr, DATA)
```

# **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error

# **Store Word from Floating Point**

31	26	25 21	20 16	15 0
SWC1		base	ft	offset
111001		Dase	It	onset
6		5	5	16

Format: SWC1 ft, offset(base)

MIPS32 (MIPS I)

# **Purpose:**

To store a word from an FPR to memory

**Description:** memory[base+offset] ← ft

The low 32-bit word from FPR *ft* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>1.0</sub>  $\neq$  0 (not word-aligned).

## **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>3</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
pAddr ← pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor (ReverseEndian || 0<sup>2</sup>))
bytesel← vAddr<sub>2..0</sub> xor (BigEndianCPU || 0<sup>2</sup>)
datadoubleword ← ValueFPR(ft, UNINTERPRETED_WORD) || 0<sup>8*bytesel</sup>
StoreMemory(CCA, WORD, datadoubleword, pAddr, vAddr, DATA)
```

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified, Address Error

SWC1

# **Store Word from Coprocessor 2**

	31 2	6 25 21	20 16	15 0
	SWC2	base	rt	offset
	111010	base	rt	onset
_	6	5	5	16

Format: SWC2 rt, offset(base)

MIPS32 (MIPS I)

SWC2

## **Purpose:**

To store a word from a COP2 register to memory

**Description:** memory[base+offset] ← ft

The low 32-bit word from COP2 (Coprocessor 2) register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

# **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>1.0</sub>  $\neq$  0 (not word-aligned).

# **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]

if vAddr<sub>2..0</sub> ≠ 0<sup>3</sup> then

SignalException(AddressError)

endif

(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)

pAddr ← pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor (ReverseEndian || 0<sup>2</sup>))

bytesel ← vAddr<sub>2..0</sub> xor (BigEndianCPU || 0<sup>2</sup>)

datadoubleword ← CPR[2,rt,0]<sub>63-8*bytesel..0</sub> || 0<sup>8*bytesel</sup>

StoreMemory(CCA, WORD, datadoubleword, pAddr, vAddr, DATA)
```

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified, Address Error



To store the most-significant part of a word to an unaligned memory address

**Description:** memory[base+offset] ← rt

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the most-significant of 4 consecutive bytes forming a word (W) in memory starting at an arbitrary byte boundary.

A part of *W*, the most-significant 1 to 4 bytes, is in the aligned word containing *EffAddr*. The same number of the most-significant (left) bytes from the word in GPR *rt* are stored into these bytes of *W*.

If GPR rt is a 64-bit register, the source word is the low word of the register.

The following figure illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of *W*, 2 bytes, is located in the aligned word containing the most-significant byte at 2. First, SWL stores the most-significant 2 bytes of the low word from the source register into these 2 bytes in memory. Next, the complementary SWR stores the remainder of the unaligned word.

Figure 3-15 Unaligned Word Store Using SWL and SWR



The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned word—that is, the low 2 bits of the address (*vAddr1..0*)—and the current byte-ordering mode of the processor (big- or little-endian). The following figure shows the bytes stored for every combination of offset and byte ordering.

# Store Word Left (cont.)



### Figure 3-16 Bytes Stored by an SWL Instruction

#### **Restrictions:**

None

### **Operation:**

## StoreMemory(CCA, byte, datadoubleword, pAddr, vAddr, DATA)

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error



To store the least-significant part of a word to an unaligned memory address

**Description:** memory[base+offset] ← rt

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the least-significant of 4 consecutive bytes forming a word (W) in memory starting at an arbitrary byte boundary.

A part of *W*, the least-significant 1 to 4 bytes, is in the aligned word containing *EffAddr*. The same number of the least-significant (right) bytes from the word in GPR *rt* are stored into these bytes of *W*.

If GPR *rt* is a 64-bit register, the source word is the low word of the register.

The following figure illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of W, 2 bytes, is contained in the aligned word containing the least-significant byte at 5. First, SWR stores the least-significant 2 bytes of the low word from the source register into these 2 bytes in memory. Next, the complementary SWL stores the remainder of the unaligned word.

Figure 3-17 Unaligned Word Store Using SWR and SWL



### Store Word Right (cont.)

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned word—that is, the low 2 bits of the address (vAddr1..0)—and the current byte-ordering mode of the processor (big- or little-endian). The following figure shows the bytes stored for every combination of offset and byte-ordering.



Figure 3-18 Bytes Stored by SWR Instruction

#### **Restrictions:**

None

#### **Operation:**

```
vAddr \leftarrow sign_extend(offset) + GPR[base]
(pAddr, CCA) \leftarrow AddressTranslation (vAddr, DATA, STORE)
pAddr \leftarrow pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor ReverseEndian<sup>3</sup>)
If BigEndianMem = 0 then
    pAddr \leftarrow pAddr<sub>PSIZE-1..2</sub> || 0<sup>2</sup>
endif
byte \leftarrow vAddr<sub>1..0</sub> xor BigEndianCPU<sup>2</sup>
if (vAddr<sub>2</sub> xor BigEndianCPU) = 0 then
    datadoubleword \leftarrow 0<sup>32</sup> || GPR[rt]<sub>31-8*byte..0</sub> || 0<sup>8*byte</sup>
else
    datadoubleword \leftarrow GPR[rt]<sub>31-8*byte..0</sub> || 0<sup>8*byte</sup> || 0<sup>32</sup>
endif
StoreMemory(CCA, WORD-byte, datadoubleword, pAddr, vAddr, DATA)
```

#### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error

Store Word	Indexed f	rom Floating Po	int			SWXC1
31	26	25 2	1 20 1	6 15	11 10 6	5 5 0
CO	P1X	_			0	SWXC1
010	0011	base	index	fs	00000	001000
	6	5	5	5	5	6
Form	at: swxc	1 fs, index(b	ase)			MIPS64 (MIPS IV)

To store a word from an FPR to memory (GPR+GPR addressing)

**Description:** memory[base+index] ← fs

The low 32-bit word from FPR *fs* is stored in memory at the location specified by the aligned effective address. The contents of GPR *index* and GPR *base* are added to form the effective address.

### **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>1.0</sub>  $\neq$  0 (not word-aligned).

### **Operation:**

```
 \begin{array}{l} \mathrm{vAddr} \leftarrow \mathrm{GPR}[\mathrm{base}] + \mathrm{GPR}[\mathrm{index}] \\ \mathrm{if} \ \mathrm{vAddr}_{1..0} \neq 0^3 \ \mathrm{then} \\ \qquad \mathrm{SignalException}(\mathrm{AddressError}) \\ \mathrm{endif} \\ (\mathrm{pAddr}, \ \mathrm{CCA}) \leftarrow \mathrm{AddressTranslation}(\mathrm{vAddr}, \ \mathrm{DATA}, \ \mathrm{STORE}) \\ \mathrm{pAddr} \leftarrow \mathrm{pAddr}_{\mathrm{PSIZE-1..3}} \mid\mid (\mathrm{pAddr}_{2..0} \ \mathrm{xor} \ (\mathrm{ReverseEndian} \mid\mid 0^2)) \\ \mathrm{bytesel} \leftarrow \ \mathrm{vAddr}_{2..0} \ \mathrm{xor} \ (\mathrm{BigEndianCPU} \mid\mid 0^2) \\ \mathrm{datadoubleword} \leftarrow \mathrm{ValueFPR}(\mathrm{ft}, \ \mathrm{UNINTERPRETED}_{\mathrm{WORD}}) \mid\mid 0^{8*\mathrm{bytesel}} \\ \mathrm{StoreMemory}(\mathrm{CCA}, \ \mathrm{WORD}, \ \mathrm{datadoubleword}, \ \mathrm{pAddr}, \ \mathrm{vAddr}, \ \mathrm{DATA}) \\ \end{array}
```

## **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error, Reserved Instruction, Coprocessor Unusable

Synchroniz	Synchronize Shared Memory								
31	26	25	21 20	16 15	11	10	6	5	0
SP	ECIAL		0					SYNC	
00	00000		00 0000 00	00 0000 0		stype		001111	
	6		15	5		5		6	
For	nat: SYNC	(stype	= 0 implied)					MIPS32 (MII	PS II)

To order loads and stores.

# **Description:**

Simple Description:

- SYNC affects only *uncached* and *cached coherent* loads and stores. The loads and stores that occur before the SYNC must be completed before the loads and stores after the SYNC are allowed to start.
- Loads are completed when the destination register is written. Stores are completed when the stored value is visible to every other processor in the system.
- SYNC is required, potentially in conjunction with SSNOP, to guarantee that memory reference results are visible across operating mode changes. For example, a SYNC is required on some implementations on entry to and exit from Debug Mode to guarantee that memory affects are handled correctly.

Detailed Description:

- When the *stype* field has a value of zero, every synchronizable load and store that occurs in the instruction stream before the SYNC instruction must be globally performed before any synchronizable load or store that occurs after the SYNC can be performed, with respect to any other processor or coherent I/O module.
- SYNC does not guarantee the order in which instruction fetches are performed. The *stype* values 1-31 are reserved; they produce the same result as the value zero.

# Synchronize Shared Memory (cont.)

#### Terms:

*Synchronizable*: A load or store instruction is *synchronizable* if the load or store occurs to a physical location in shared memory using a virtual location with a memory access type of either *uncached* or *cached coherent*. *Shared memory* is memory that can be accessed by more than one processor or by a coherent I/O system module.

*Performed load:* A load instruction is *performed* when the value returned by the load has been determined. The result of a load on processor A has been *determined* with respect to processor or coherent I/O module B when a subsequent store to the location by B cannot affect the value returned by the load. The store by B must use the same memory access type as the load.

*Performed store:* A store instruction is *performed* when the store is observable. A store on processor A is *observable* with respect to processor or coherent I/O module B when a subsequent load of the location by B returns the value written by the store. The load by B must use the same memory access type as the store.

*Globally performed load:* A load instruction is *globally performed* when it is performed with respect to all processors and coherent I/O modules capable of storing to the location.

*Globally performed store:* A store instruction is *globally performed* when it is globally observable. It is *globally observable* when it is observable by all processors and I/O modules capable of loading from the location.

*Coherent I/O module:* A *coherent I/O module* is an Input/Output system component that performs coherent Direct Memory Access (DMA). It reads and writes memory independently as though it were a processor doing loads and stores to locations with a memory access type of *cached coherent*.

# Synchronize Shared Memory (cont.)

## **Restrictions:**

The effect of SYNC on the global order of loads and stores for memory access types other than *uncached* and *cached coherent* is **UNPREDICTABLE**.

# **Operation:**

SyncOperation(stype)

### **Exceptions:**

None

# **Programming Notes:**

A processor executing load and store instructions observes the order in which loads and stores using the same memory access type occur in the instruction stream; this is known as *program order*.

A *parallel program* has multiple instruction streams that can execute simultaneously on different processors. In multiprocessor (MP) systems, the order in which the effects of loads and stores are observed by other processors—the *global order* of the loads and store—determines the actions necessary to reliably share data in parallel programs.

When all processors observe the effects of loads and stores in program order, the system is *strongly ordered*. On such systems, parallel programs can reliably share data without explicit actions in the programs. For such a system, SYNC has the same effect as a NOP. Executing SYNC on such a system is not necessary, but neither is it an error.

If a multiprocessor system is not strongly ordered, the effects of load and store instructions executed by one processor may be observed out of program order by other processors. On such systems, parallel programs must take explicit actions to reliably share data. At critical points in the program, the effects of loads and stores from an instruction stream must occur in the same order for all processors. SYNC separates the loads and stores executed on the processor into two groups, and the effect of all loads and stores in one group is seen by all processors before the effect of any load or store in the subsequent group. In effect, SYNC causes the system to be strongly ordered for the executing processor at the instant that the SYNC is executed.

Many MIPS-based multiprocessor systems are strongly ordered or have a mode in which they operate as strongly ordered for at least one memory access type. The MIPS architecture also permits implementation of MP systems that are not strongly ordered; SYNC enables the reliable use of shared memory on such systems. A parallel program that does not use SYNC generally does not operate on a system that is not strongly ordered. However, a program that does use SYNC works on both types of systems. (System-specific documentation describes the actions needed to reliably share data in parallel programs for that system.)

The behavior of a load or store using one memory access type is undefined if a load or store was previously made to the same physical location using a different memory access type. The presence of a SYNC between the references does not alter this behavior.

### Synchronize Shared Memory (cont.)

SYNC affects the order in which the effects of load and store instructions appear to all processors; it does not generally affect the physical memory-system ordering or synchronization issues that arise in system programming. The effect of SYNC on implementation-specific aspects of the cached memory system, such as writeback buffers, is not defined. The effect of SYNC on reads or writes to memory caused by privileged implementation-specific instructions, such as CACHE, also is not defined.

```
# Processor A (writer)
# Conditions at entry:
# The value 0 has been stored in FLAG and that value is observable by B
SW
      R1, DATA
                       # change shared DATA value
LI
      R2, 1
SYNC
                       # Perform DATA store before performing FLAG store
SW
      R2, FLAG
                       # say that the shared DATA value is valid
   # Processor B (reader)
      LI
             R2, 1
   1: LW
             R1, FLAG # Get FLAG
      BNE
             R2, R1, 1B# if it says that DATA is not valid, poll again
      NOP
      SYNC
                       # FLAG value checked before doing DATA read
             R1, DATA # Read (valid) shared DATA value
      ЪW
```

Prefetch operations have no effect detectable by User-mode programs, so ordering the effects of prefetch operations is not meaningful.

The code fragments above shows how SYNC can be used to coordinate the use of shared data between separate writer and reader instruction streams in a multiprocessor environment. The FLAG location is used by the instruction streams to determine whether the shared data item DATA is valid. The SYNC executed by processor A forces the store of DATA to be performed globally before the store to FLAG is performed. The SYNC executed by processor B ensures that DATA is not read until after the FLAG value indicates that the shared data is valid.

# System Call

# SYSCALL

31 2	6 25 6	5		0
SPECIAL	code		SYSCALL	
000000	coue		001100	
6	20		6	

Format: SYSCALL

MIPS32 (MIPS I)

**Purpose:** 

To cause a System Call exception

### **Description:**

A system call exception occurs, immediately and unconditionally transferring control to the exception handler.

The *code* field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

### **Restrictions:**

None

## **Operation:**

SignalException(SystemCall)

# **Exceptions:**

System Call

Tra	p if Equal							TEQ
	31	26 2	25 21	20 16	15	6	5	0
	SPECIAL		rs	rt	code		TEQ	
	000000		15	it it	Code		110100	
	6		5	5	10		6	
	Format: T	EQ rs	s, rt				MIPS32 (MIP	S II)

To compare GPRs and do a conditional trap

**Description:** if rs = rt then Trap

Compare the contents of GPR *rs* and GPR *rt* as signed integers; if GPR *rs* is equal to GPR *rt*, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

#### **Restrictions:**

None

### **Operation:**

```
if GPR[rs] = GPR[rt] then
   SignalException(Trap)
endif
```

# **Exceptions:**

# **Trap if Equal Immediate**

31	26	25 21	20 16	15 0
	REGIMM		TEQI	immediate
	000001	rs	01100	immediate
_	6	5	5	16

Format: TEQI rs, immediate

# MIPS32 (MIPS II)

TEQI

# **Purpose:**

To compare a GPR to a constant and do a conditional trap

**Description:** if rs = immediate then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; if GPR *rs* is equal to *immediate*, then take a Trap exception.

# **Restrictions:**

None

# **Operation:**

```
if GPR[rs] = sign_extend(immediate) then
        SignalException(Trap)
endif
```

# **Exceptions:**

# **Trap if Greater or Equal**

31 26	5 25 21	20 16	15 6	5 0	
SPECIAL	*0		anda	TGE	
000000	rs	It	code	110000	
6	5	5	10	6	

Format: TGE rs, rt

MIPS32 (MIPS II)

TGE

### **Purpose:**

To compare GPRs and do a conditional trap

**Description:** if rs  $\geq$  rt then Trap

Compare the contents of GPR *rs* and GPR *rt* as signed integers; if GPR *rs* is greater than or equal to GPR *rt*, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

#### **Restrictions:**

None

#### **Operation:**

```
if GPR[rs] ≥ GPR[rt] then
   SignalException(Trap)
endif
```

### **Exceptions:**

# **Trap if Greater or Equal Immediate**

31	26	25 21	20 16	15 0
	REGIMM		TGEI	immediate
	000001	rs	01000	immediate
	6	5	5	16

Format: TGEI rs, immediate

MIPS32 (MIPS II)

# **Purpose:**

To compare a GPR to a constant and do a conditional trap

**Description:** if rs  $\geq$  immediate then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; if GPR *rs* is greater than or equal to *immediate*, then take a Trap exception.

## **Restrictions:**

None

# **Operation:**

```
if GPR[rs] ≥ sign_extend(immediate) then
    SignalException(Trap)
endif
```

# **Exceptions:**

Trap

# TGEI

p if Greater or I	Equal Immedia	te Unsigned	Т	GEIU
31	26 25	21 20	16 15	0
REGIMM		TGEIU		
000001	rs	01001	immediate	
6	5	5	16	
Format: T	GEIU rs, imm	ediate	MIPS32 (MIPS	S II)

To compare a GPR to a constant and do a conditional trap

**Description:** if rs  $\geq$  immediate then Trap

Compare the contents of GPR *rs* and the 16-bit sign-extended *immediate* as unsigned integers; if GPR *rs* is greater than or equal to *immediate*, then take a Trap exception.

Because the 16-bit *immediate* is sign-extended before comparison, the instruction can represent the smallest or largest unsigned numbers. The representable values are at the minimum [0, 32767] or maximum [max\_unsigned-32767, max\_unsigned] end of the unsigned range.

#### **Restrictions:**

None

#### **Operation:**

```
if (0 || GPR[rs]) ≥ (0 || sign_extend(immediate)) then
    SignalException(Trap)
endif
```

#### **Exceptions:**

# Trap if Greater or Equal Unsigned

31	26	25 21	20 16	15 6	5 0
	SPECIAL	<b>r</b> c	++t	code	TGEU
	000000	rs	rt	coue	110001
	6	5	5	10	6

TGEU

MIPS32 (MIPS II)

Format: TGEU rs, rt

**Purpose:** 

To compare GPRs and do a conditional trap

**Description:** if  $rs \ge rt$  then Trap

Compare the contents of GPR *rs* and GPR *rt* as unsigned integers; if GPR *rs* is greater than or equal to GPR *rt*, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

### **Restrictions:**

None

### **Operation:**

```
if (0 || GPR[rs]) ≥ (0 || GPR[rt]) then
   SignalException(Trap)
endif
```

### **Exceptions:**

### **Probe TLB for Matching Entry**

31	26 25	24 6	5	0
COP0	CO	0	TLBP	
010000	1	000 0000 0000 0000 0000	001000	
6	1	19	6	

#### Format: TLBP

# **Purpose:**

To find a matching entry in the TLB.

## **Description:**

The *Index* register is loaded with the address of the TLB entry whose contents match the contents of the *EntryHi* register. If no TLB entry matches, the high-order bit of the *Index* register is set.

### **Restrictions:**

### **Operation:**

### **Exceptions:**

Coprocessor Unusable

TLBP

MIPS32

К	ead Indexed TLB I	Intry			TLBR			
	31 20	5 25	24 6	5	0			
	COP0	CO	0	TLBR				
	010000	1	000 0000 0000 0000 0000	000001				
	6	1	19	6				
	Format: TLBR			Μ	IPS32			

To read an entry from the TLB.

# **Description:**

The *EntryHi*, *EntryLo0*, *EntryLo1*, and *PageMask* registers are loaded with the contents of the TLB entry pointed to by the Index register. Note that the value written to the *EntryHi*, *EntryLo0*, and *EntryLo1* registers may be different from that originally written to the TLB via these registers in that:

- The value returned in the VPN2 field of the *EntryHi* register may have hose bits set to zero corresponding to the one bits in the Mask field of the TLB entry (the least significant bit of VPN2 corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed after a TLB entry is written and then read.
- The value returned in the PFN field of the *EntryLo0* and *EntryLo1* registers may have hose bits set to zero corresponding to the one bits in the Mask field of the TLB entry (the least significant bit of PFN corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed after a TLB entry is written and then read.
- The value returned in the G bit in both the *EntryLo0* and *EntryLo1* registers comes from the single G bit in the TLB entry. Recall that this bit was set from the logical AND of the two G bits in *EntryLo0* and *EntryLo1* when the TLB was written.

# **Restrictions:**

The operation is **UNDEFINED** if the contents of the Index register are greater than or equal to the number of TLB entries in the processor.

### **Read Indexed TLB Entry**

#### **Operation:**

```
\begin{split} & i \leftarrow \text{Index} \\ & \text{if } i > (\text{TLBEntries - 1}) \text{ then} \\ & \textbf{UNDEFINED} \\ & \text{endif} \\ & \text{PageMask}_{\text{Mask}} \leftarrow \text{TLB[i]}_{\text{Mask}} \\ & \text{EntryHi} \leftarrow \text{TLB[i]}_{R} \mid \mid 0^{\text{Fill}} \mid \mid \\ & (\text{TLB[i]}_{\text{VPN2}} \text{ and not } \text{TLB[i]}_{\text{Mask}}) \mid \mid \# \text{ Masking implementation dependent} \\ & 0^{5} \mid \mid \text{TLB[i]}_{\text{ASID}} \\ & \text{EntryLol} \leftarrow 0^{\text{Fill}} \mid \mid \\ & (\text{TLB[i]}_{\text{PFN1}} \text{ and not } \text{TLB[i]}_{\text{Mask}}) \mid \mid \# \text{ Masking mplementation dependent} \\ & \text{TLB[i]}_{\text{C1}} \mid \mid \text{TLB[i]}_{\text{D1}} \mid \mid \text{TLB[i]}_{\text{V1}} \mid \mid \text{TLB[i]}_{\text{G}} \\ & \text{EntryLo0} \leftarrow 0^{\text{Fill}} \mid \mid \\ & (\text{TLB[i]}_{\text{PFN0}} \text{ and not } \text{TLB[i]}_{\text{Mask}}) \mid \mid \# \text{ Masking mplementation dependent} \\ & \text{TLB[i]}_{\text{C0}} \mid \mid \text{TLB[i]}_{\text{D0}} \mid \mid \text{TLB[i]}_{\text{V0}} \mid \mid \text{TLB[i]}_{\text{G}} \end{split}
```

# **Exceptions:**

Coprocessor Unusable

# Write Indexed TLB Entry

31	26 25	24 6	5	0
COP0	CO	0	TLBWI	
010000	1	000 0000 0000 0000 0000	000010	
6	1	19	6	

**TLBWI** 

MIPS32

# Format: TLBWI

# **Purpose:**

To write a TLB entry indexed by the Index register.

# **Description:**

The TLB entry pointed to by the Index register is written from the contents of the *EntryHi*, *EntryLo0*, *EntryLo1*, and *PageMask* registers. The information written to the TLB entry may be different from that in the *EntryHi*, *EntryLo0*, and *EntryLo1* registers, in that:

- The value written to the VPN2 field of the TLB entry may have those bits set to zero corresponding to the one bits in the Mask field of the *PageMask* register (the least significant bit of VPN2 corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed during a TLB write.
- The value written to the PFN0 and PFN1 fields of the TLB entry may have those bits set to zero corresponding to the one bits in the Mask field of *PageMask* register (the least significant bit of PFN corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed during a TLB write.
- The single G bit in the TLB entry is set from the logical AND of the G bits in the *EntryLo0* and *EntryLo1* registers.

# **Restrictions:**

The operation is **UNDEFINED** if the contents of the Index register are greater than or equal to the number of TLB entries in the processor.

#### Write Indexed TLB Entry

## TLBWI

## **Operation:**

```
\begin{split} & i \leftarrow Index \\ & TLB[i]_{Mask} \leftarrow PageMask_{Mask} \\ & TLB[i]_R \leftarrow EntryHi_R \\ & TLB[i]_{R} \leftarrow EntryHi_{VPN2} \text{ and not PageMask}_{Mask} \ \# \ Implementation \ dependent \\ & TLB[i]_{ASID} \leftarrow EntryHi_{ASID} \\ & TLB[i]_{G} \leftarrow EntryLol_G \ and EntryLo0_G \\ & TLB[i]_{PFN1} \leftarrow EntryLo1_{PFN} \ and not PageMask_{Mask} \ \# \ Implementation \ dependent \\ & TLB[i]_{C1} \leftarrow EntryLo1_C \\ & TLB[i]_{D1} \leftarrow EntryLo1_D \\ & TLB[i]_{V1} \leftarrow EntryLo1_V \\ & TLB[i]_{PFN0} \leftarrow EntryLo0_{PFN} \ and not PageMask_{Mask} \ \# \ Implementation \ dependent \\ & TLB[i]_{D1} \leftarrow EntryLo1_D \\ & TLB[i]_{PFN0} \leftarrow EntryLo0_D \\ & TLB[i]_{D0} \leftarrow EntryLo0_C \\ & TLB[i]_{D0} \leftarrow EntryLo0_D \\ & TLB[i]_{V0} \leftarrow EntryLo0_V \\ \end{split}
```

## **Exceptions:**

Coprocessor Unusable

### Write Random TLB Entry

31	26 25	24 6	5	0
COP0	CO	0	TLBWR	
010000	1	000 0000 0000 0000 0000	000110	
6	1	19	6	,

# Format: TLBWR

#### **Purpose:**

To write a TLB entry indexed by the Random register.

#### **Description:**

The TLB entry pointed to by the *Random* register is written from the contents of the *EntryHi*, *EntryLo0*, *EntryLo1*, and *PageMask* registers. The information written to the TLB entry may be different from that in the *EntryHi*, *EntryLo0*, and *EntryLo1* registers, in that:

- The value written to the VPN2 field of the TLB entry may have those bits set to zero corresponding to the one bits in the Mask field of the *PageMask* register (the least significant bit of VPN2 corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed during a TLB write.
- The value written to the PFN0 and PFN1 fields of the TLB entry may have those bits set to zero corresponding to the one bits in the Mask field of *PageMask* register (the least significant bit of PFN corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed during a TLB write.
- The value returned in the G bit in both the *EntryLo0* and *EntryLo1* registers comes from the single G bit in the TLB entry. Recall that this bit was set from the logical AND of the two G bits in *EntryLo0* and *EntryLo1* when the TLB was written.

### **Restrictions:**

The operation is **UNDEFINED** if the contents of the Index register are greater than or equal to the number of TLB entries in the processor.

### TLBWR

MIPS32
## Write Random TLB Entry

## **TLBWR**

## **Operation:**

```
\begin{split} & i \leftarrow \text{Random} \\ & \text{TLB[i]}_{\text{Mask}} \leftarrow \text{PageMask}_{\text{Mask}} \\ & \text{TLB[i]}_{R} \leftarrow \text{EntryHi}_{R} \\ & \text{TLB[i]}_{\text{VPN2}} \leftarrow \text{EntryHi}_{\text{VPN2}} \text{ and not PageMask}_{\text{Mask}} \ \# \ \text{Implementation dependent} \\ & \text{TLB[i]}_{\text{ASID}} \leftarrow \text{EntryHi}_{\text{ASID}} \\ & \text{TLB[i]}_{\text{G}} \leftarrow \text{EntryLol}_{\text{G}} \text{ and EntryLo0}_{\text{G}} \\ & \text{TLB[i]}_{\text{PFN1}} \leftarrow \text{EntryLo1}_{\text{PFN}} \text{ and not PageMask}_{\text{Mask}} \ \# \ \text{Implementation dependent} \\ & \text{TLB[i]}_{\text{C1}} \leftarrow \text{EntryLo1}_{\text{C}} \\ & \text{TLB[i]}_{\text{D1}} \leftarrow \text{EntryLo1}_{\text{D}} \\ & \text{TLB[i]}_{\text{V1}} \leftarrow \text{EntryLo1}_{\text{V}} \\ & \text{TLB[i]}_{\text{PFN0}} \leftarrow \text{EntryLo0}_{\text{PFN}} \text{ and not PageMask}_{\text{Mask}} \ \# \ \text{Implementation dependent} \\ & \text{TLB[i]}_{\text{D0}} \leftarrow \text{EntryLo0}_{\text{D}} \\ & \text{TLB[i]}_{\text{D0}} \leftarrow \text{EntryLo0}_{\text{D}} \\ & \text{TLB[i]}_{\text{D0}} \leftarrow \text{EntryLo0}_{\text{D}} \\ & \text{TLB[i]}_{\text{V0}} \leftarrow \text{EntryLo0}_{\text{V}} \end{split}
```

## **Exceptions:**

Coprocessor Unusable

## **Trap if Less Than**

31		26	25 21	20 16	15 6	5	0
	SPECIAL		**	t	code	TLT	
	000000		rs	rt	code	110010	
	6		5	5	10	6	
	Format: TLT	Гr	rs, rt			MIPS32 (MIPS)	II)

TLT

**Purpose:** 

To compare GPRs and do a conditional trap

**Description:** if rs < rt then Trap

Compare the contents of GPR *rs* and GPR *rt* as signed integers; if GPR *rs* is less than GPR *rt*, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

## **Restrictions:**

None

## **Operation:**

```
if GPR[rs] < GPR[rt] then
    SignalException(Trap)
endif</pre>
```

## **Exceptions:**

Trap

## **Trap if Less Than Immediate**

31	2	26	25 21	20	16	15	0
	REGIMM			TLTI			
	000001		rs	01010		immediate	
	6		5	5		16	

Format: TLTI rs, immediate

MIPS32 (MIPS II)

TLTI

## **Purpose:**

To compare a GPR to a constant and do a conditional trap

**Description:** if rs < immediate then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; if GPR *rs* is less than *immediate*, then take a Trap exception.

## **Restrictions:**

None

## **Operation:**

```
if GPR[rs] < sign_extend(immediate) then
   SignalException(Trap)
endif</pre>
```

## **Exceptions:**

Trap

## Trap if Less Than Immediate Unsigned



Format: TLTIU rs, immediate

## **Purpose:**

To compare a GPR to a constant and do a conditional trap

**Description:** if rs < immediate then Trap

Compare the contents of GPR rs and the 16-bit sign-extended immediate as unsigned integers; if GPR rs is less than *immediate*, then take a Trap exception.

Because the 16-bit immediate is sign-extended before comparison, the instruction can represent the smallest or largest unsigned numbers. The representable values are at the minimum [0, 32767] or maximum [max\_unsigned-32767, max\_unsigned] end of the unsigned range.

## **Restrictions:**

None

## **Operation:**

```
if (0 || GPR[rs]) < (0 || sign_extend(immediate)) then
   SignalException(Trap)
endif
```

## **Exceptions:**

Trap

TLTIU

## **Trap if Less Than Unsigned**

31 26	25 21	20 16	15 6	5 0
SPECIAL	rs	rt	code	TLTU
000000	15	rt		110011
6	5	5	10	6

Format: TLTU rs, rt

**Purpose:** 

To compare GPRs and do a conditional trap

**Description:** if rs < rt then Trap

Compare the contents of GPR rs and GPR rt as unsigned integers; if GPR rs is less than GPR rt, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

### **Restrictions:**

None

## **Operation:**

```
if (0 || GPR[rs]) < (0 || GPR[rt]) then
   SignalException(Trap)
endif
```

## **Exceptions:**

Trap

TLTU

MIPS32 (MIPS II)

## **Trap if Not Equal**

31 26	25 21	20 16	15 6	5 0
SPECIAL	rs	rt	code	TNE
000000	15	It	couc	110110
6	5	5	10	6

Format: TNE rs, rt

MIPS32 (MIPS II)

TNE

## **Purpose:**

To compare GPRs and do a conditional trap

**Description: i**f rs ≠ rt then Trap

Compare the contents of GPR *rs* and GPR *rt* as signed integers; if GPR *rs* is not equal to GPR *rt*, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory.

## **Restrictions:**

None

## **Operation:**

```
if GPR[rs] ≠ GPR[rt] then
    SignalException(Trap)
endif
```

## **Exceptions:**

Trap

## **Trap if Not Equal**

31	26	25 21	20 16	15 0
	REGIMM		TNEI	immediate
	000001	rs	01110	immediate
	6	5	5	16

Format: TNEI rs, immediate

## MIPS32 (MIPS II)

## **Purpose:**

To compare a GPR to a constant and do a conditional trap

**Description:** if rs  $\neq$  immediate then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; if GPR *rs* is not equal to *immediate*, then take a Trap exception.

## **Restrictions:**

None

## **Operation:**

```
if GPR[rs] ≠ sign_extend(immediate) then
    SignalException(Trap)
endif
```

## **Exceptions:**

Trap

TNEI

## **Floating Point Truncate to Long Fixed Point**

**TRUNC.L.fmt** 

31	2	6 25	21	20 16	15 11	10 6	5 0
	COP1	fmt		0	fs	fd	TRUNC.L
	010001	1111		00000	15	Iŭ	001001
	6	5		5	5	5	6
	Format: TRU	NC.L.S fd, NC.L.D fd,					MIPS64 (MIPS III) MIPS64 (MIPS III)

**Purpose:** 

To convert an FP value to 64-bit fixed point, rounding toward zero

**Description:** fd ← convert\_and\_round(fs)

The value in FPR *fs*, in format *fmt*, is converted to a value in 64-bit long fixed point format and rounded toward zero (rounding mode 1). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{63}$  to  $2^{63}$ -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. In this case the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{63}$ -1, is written to *fd*.

#### **Restrictions:**

The fields *fs* and *fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for long fixed point; if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is UNPREDICTABLE if the processor is executing in 16 FP registers mode.

## **Operation:**

```
StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))
```

## Floating Point Truncate to Long Fixed Point (cont.)

## TRUNC.L.fmt

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## **Floating Point Exceptions:**

Unimplemented Operation, Invalid Operation, Overflow, Inexact

## **Floating Point Truncate to Word Fixed Point**

TRUNC.W.fmt

31	2	6 25	21	20 16	15 11	10 6	5 0
	COP1		fmt	0	fs	fd	TRUNC.W
	010001		11110	00000	18	Iu	001101
	6		5	5	5	5	6
]	Format: TRU TRU		5 fd, fs 5 fd, fs				MIPS32 (MIPS II) MIPS32 (MIPS II)

## **Purpose:**

To convert an FP value to 32-bit fixed point, rounding toward zero

**Description:** fd ← convert\_and\_round(fs)

The value in FPR *fs*, in format *fmt*, is converted to a value in 32-bit word fixed point format using rounding toward zero (rounding mode 1). The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{31}$  to  $2^{31}$ -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. In this case the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, the default result,  $2^{31}$ -1, is written to *fd*.

#### **Restrictions:**

The fields *fs* and *fd* must specify valid FPRs; *fs* for type *fmt* and *fd* for word fixed point; if they are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

#### **Operation:**

```
StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))
```

## Floating Point Truncate to Word Fixed Point (cont.)

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## **Floating Point Exceptions:**

Inexact, Invalid Operation, Overflow, Unimplemented Operation

## **Enter Standby Mode**

r Standby	Mode				WAIT
	26 25	5 24	6	5	0
COP0	CO	C	Implementation-Dependent Code		WAIT
010000	1		Imperioritation-Dependent Code		100000
6	1		19		6

## Format: WAIT

## **Purpose:**

31

Wait for Event

## **Description:**

The WAIT instruction performs an implementation-dependent operation, usually involving a lower power mode. Software may use bits 24:6 of the instruction to communicate additional information to the processor, and the processor may use this information as control for the lower power mode. A value of zero for bits 24:6 is the default and must be valid in all implementations.

The WAIT instruction is typically implemented by stalling the pipeline at the completion of the instruction and entering a lower power mode. The pipeline is restarted when an external event, such as an interrupt or external request occurs, and execution continues with the instruction following the WAIT instruction. It is implementation-dependent whether the pipeline restarts when a non-enabled interrupt is requested. In this case, software must poll for the cause of the restart. If the pipeline restarts as the result of an enabled interrupt, that interrupt is taken between the WAIT instruction and the following instruction (EPC for the interrupt points at the instruction following the WAIT instruction).

The assertion of any reset or NMI must restart the pipelihne and the corresponding exception myust be taken.

#### **Restrictions:**

The operation of the processor is UNDEFINED if a WAIT instruction is placed in the delay slot of a branch or a jump.

MIPS32

## Enter Standby Mode (cont.)

## **Operation:**

Enter implementation dependent lower power mode

## **Exceptions:**

Coprocessor Unusable Exception

## **Exclusive OR**

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL	rs	rt	rd	0	XOR
000000	15	11	iu	00000	100110
6	5	5	5	5	6

Format: XOR rd, rs, rt

## **Purpose:**

To do a bitwise logical Exclusive OR

**Description:** rd  $\leftarrow$  rs XOR rt

Combine the contents of GPR rs and GPR rt in a bitwise logical Exclusive OR operation and place the result into GPR rd.

## **Restrictions:**

None

## **Operation:**

GPR[rd] ← GPR[rs] xor GPR[rt]

## **Exceptions:**

None

XOR

MIPS32 (MIPS I)

## **Exclusive OR Immediate**

31	26	25 21	20 16	15 0
	XORI	***	t	immediate
	001110	rs	rt	miniediate
	6	5	5	16

Format: XORI rt, rs, immediate

MIPS32 (MIPS I)

XORI

## **Purpose:**

To do a bitwise logical Exclusive OR with a constant

**Description:** rt  $\leftarrow$  rs XOR immediate

Combine the contents of GPR *rs* and the 16-bit zero-extended *immediate* in a bitwise logical Exclusive OR operation and place the result into GPR *rt*.

## **Restrictions:**

None

### **Operation:**

## **Exceptions:**

None

# Revision History

Revision	Date	Description			
0.90	November 1, 2000	Internal review copy of reorganized and updated architecture documentation.			
0.91	November 15, 2000	External review copy of reorganized and updated architecture documentation.			
0.92	December 15, 2000	<ul><li>Changes in this revision:</li><li>Correct sign in description of MSUBU.</li></ul>			
0.95	March 12, 2001	Update JR and JALR instructions to reflect the changes required by MIPS16.  Update for second external review release.			